{"id":"https://openalex.org/W2015764893","doi":"https://doi.org/10.1108/13565360910981562","title":"Effects of process variation in VLSI interconnects \u2013 a technical review","display_name":"Effects of process variation in VLSI interconnects \u2013 a technical review","publication_year":2009,"publication_date":"2009-07-18","ids":{"openalex":"https://openalex.org/W2015764893","doi":"https://doi.org/10.1108/13565360910981562","mag":"2015764893"},"language":"en","primary_location":{"id":"doi:10.1108/13565360910981562","doi":"https://doi.org/10.1108/13565360910981562","is_oa":false,"landing_page_url":"https://doi.org/10.1108/13565360910981562","pdf_url":null,"source":{"id":"https://openalex.org/S159533830","display_name":"Microelectronics International","issn_l":"1356-5362","issn":["1356-5362","1758-812X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-c","jufo-1","norway-1","poland-40","russia-white-list-3"],"host_organization":"https://openalex.org/P4310319811","host_organization_name":"Emerald Publishing Limited","host_organization_lineage":["https://openalex.org/P4310319811"],"host_organization_lineage_names":["Emerald Publishing Limited"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microelectronics International","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090578441","display_name":"K.G. Verma","orcid":"https://orcid.org/0009-0007-2687-4901","observed_orcids":["https://orcid.org/0009-0007-2687-4901"]},"institutions":[{"id":"https://openalex.org/I191247993","display_name":"Shobhit University","ror":"https://ror.org/02z2sk479","country_code":"IN","type":"education","lineage":["https://openalex.org/I191247993"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"K.G. Verma","raw_affiliation_strings":["Shobhit University, Meerut, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shobhit University, Meerut, India","institution_ids":["https://openalex.org/I191247993"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021553938","display_name":"Brajesh Kumar Kaushik","orcid":"https://orcid.org/0000-0002-6414-0032","observed_orcids":["https://orcid.org/0000-0002-6414-0032"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B.K. Kaushik","raw_affiliation_strings":["Department of Electronics & Electrical Engineering, G.B. Pant Engineering College, Pauri Garhwal, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics & Electrical Engineering, G.B. Pant Engineering College, Pauri Garhwal, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036120568","display_name":"Raman Singh","orcid":"https://orcid.org/0000-0002-6839-5454","observed_orcids":["https://orcid.org/0000-0002-6839-5454","https://orcid.org/0009-0007-6250-8212"]},"institutions":[{"id":"https://openalex.org/I191247993","display_name":"Shobhit University","ror":"https://ror.org/02z2sk479","country_code":"IN","type":"education","lineage":["https://openalex.org/I191247993"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R. Singh","raw_affiliation_strings":["Shobhit University, Meerut, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shobhit University, Meerut, India","institution_ids":["https://openalex.org/I191247993"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.5776,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":{"value":0.8888153,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":99},"biblio":{"volume":"26","issue":"3","first_page":"49","last_page":"55"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9477999806404114,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9477999806404114,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11661","display_name":"Copper Interconnects and Reliability","score":0.018300000578165054,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.01730000041425228,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process-variation","display_name":"process variation","score":0.9980000257492065},{"id":"https://openalex.org/keywords/vlsi-interconnects","display_name":"VLSI interconnects","score":0.9990000128746033},{"id":"https://openalex.org/keywords/crosstalk-noise","display_name":"crosstalk noise","score":0.8489999771118164},{"id":"https://openalex.org/keywords/circuit-delay","display_name":"circuit delay","score":0.7200000286102295},{"id":"https://openalex.org/keywords/systematic-variation","display_name":"systematic variation","score":0.6650000214576721},{"id":"https://openalex.org/keywords/random-variation","display_name":"random variation","score":0.9679999947547913},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"parasitic extraction","score":0.7749999761581421},{"id":"https://openalex.org/keywords/response-surface-methodology","display_name":"response surface methodology","score":0.8050000071525574}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7231382131576538},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6902170181274414},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.659801721572876},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5869753956794739},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.5717203617095947},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5022404193878174},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.486361563205719},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.4844655990600586},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4721798002719879},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3242989480495453},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1446971893310547},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.115191251039505},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.10648795962333679},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.06591063737869263},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1108/13565360910981562","doi":"https://doi.org/10.1108/13565360910981562","is_oa":false,"landing_page_url":"https://doi.org/10.1108/13565360910981562","pdf_url":null,"source":{"id":"https://openalex.org/S159533830","display_name":"Microelectronics International","issn_l":"1356-5362","issn":["1356-5362","1758-812X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-c","jufo-1","norway-1","poland-40","russia-white-list-3"],"host_organization":"https://openalex.org/P4310319811","host_organization_name":"Emerald Publishing Limited","host_organization_lineage":["https://openalex.org/P4310319811"],"host_organization_lineage_names":["Emerald Publishing Limited"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microelectronics International","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7207000255584717,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W1967125811","https://openalex.org/W2037102348","https://openalex.org/W2098478504","https://openalex.org/W2105982376","https://openalex.org/W2107595540","https://openalex.org/W2108368155","https://openalex.org/W2111098826","https://openalex.org/W2117648153","https://openalex.org/W2119870417","https://openalex.org/W2120116751","https://openalex.org/W2121334524","https://openalex.org/W2126324865","https://openalex.org/W2126564504","https://openalex.org/W2126854937","https://openalex.org/W2127012121","https://openalex.org/W2133224839","https://openalex.org/W2134944363","https://openalex.org/W2137528577","https://openalex.org/W2139618769","https://openalex.org/W2143954441","https://openalex.org/W2148779942","https://openalex.org/W2149342513","https://openalex.org/W2152312970","https://openalex.org/W2153878017","https://openalex.org/W2160016711","https://openalex.org/W2161076467","https://openalex.org/W2161798746","https://openalex.org/W2163482413","https://openalex.org/W2164340522","https://openalex.org/W2167459485","https://openalex.org/W2170428543","https://openalex.org/W2171961920","https://openalex.org/W2197932458","https://openalex.org/W2270503132","https://openalex.org/W2534859347","https://openalex.org/W3147005706","https://openalex.org/W4234927513","https://openalex.org/W4254271670","https://openalex.org/W6678610202"],"related_works":["https://openalex.org/W2366134461","https://openalex.org/W2003047947","https://openalex.org/W2260779660","https://openalex.org/W2123318884","https://openalex.org/W2077603125","https://openalex.org/W2086638905","https://openalex.org/W2012729567","https://openalex.org/W2164771038","https://openalex.org/W2350139525","https://openalex.org/W2149524130"],"abstract_inverted_index":{"Purpose":[0],"Process":[1],"variation":[2,80,150],"has":[3],"become":[4],"a":[5,26],"major":[6,58],"concern":[7],"in":[8,93,101,131,138],"the":[9,56,94,125],"design":[10],"of":[11,20,29,33,36,43,60],"many":[12],"nanometer":[13],"circuits,":[14],"including":[15],"interconnect":[16,37,45,68],"pipelines.":[17],"The":[18,41,114],"purpose":[19],"this":[21],"paper":[22,146],"is":[23,91],"to":[24,118,135],"provide":[25],"comprehensive":[27],"overview":[28],"types":[30],"and":[31,51,66,86,107,122,140],"sources":[32,59],"all":[34],"aspects":[35],"process":[38,46,79,109,132,149],"variations.":[39],"Design/methodology/approach":[40],"impacts":[42],"these":[44],"variations":[47,65,110,116,127],"on":[48,152],"circuit":[49],"delay":[50,64,76,88],"cross\u2010talk":[52],"noises":[53],"along":[54],"with":[55],"two":[57],"delays":[61,69],"\u2013":[62,70],"parametric":[63],"global":[67],"have":[71,111],"been":[72,112],"discussed.":[73],"Findings":[74],"Parametric":[75],"evaluation":[77],"under":[78],"method":[81],"avoids":[82],"multiple":[83,87],"parasitic":[84],"extractions":[85],"evaluations":[89],"as":[90],"done":[92],"traditional":[95],"response":[96],"surface":[97],"method.":[98],"This":[99,145],"results":[100],"significant":[102],"speedup.":[103],"Furthermore,":[104],"both":[105],"systematic":[106,115],"random":[108,126],"contemplated.":[113],"need":[117],"be":[119],"experimentally":[120],"modeled":[121],"calibrated":[123],"while":[124],"are":[128,142],"inherent":[129],"fluctuations":[130],"parameters":[133],"due":[134],"any":[136],"reason":[137],"manufacturing":[139],"hence":[141],"non\u2010deterministic.":[143],"Originality/value":[144],"usefully":[147],"reviews":[148],"effects":[151],"very":[153],"large\u2010scale":[154],"integration":[155],"(VLSI)":[156],"interconnect.":[157]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":4},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2014,"cited_by_count":11},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}