{"id":"https://openalex.org/W2015589098","doi":"https://doi.org/10.5573/jsts.2010.10.1.001","title":"Two Phase Clocked Adiabatic Static CMOS Logic and its Logic Family","display_name":"Two Phase Clocked Adiabatic Static CMOS Logic and its Logic Family","publication_year":2010,"publication_date":"2010-03-31","ids":{"openalex":"https://openalex.org/W2015589098","doi":"https://doi.org/10.5573/jsts.2010.10.1.001","mag":"2015589098"},"language":"en","primary_location":{"id":"doi:10.5573/jsts.2010.10.1.001","doi":"https://doi.org/10.5573/jsts.2010.10.1.001","is_oa":false,"landing_page_url":"https://doi.org/10.5573/jsts.2010.10.1.001","pdf_url":null,"source":{"id":"https://openalex.org/S2482218150","display_name":"JSTS Journal of Semiconductor Technology and Science","issn_l":"1598-1657","issn":["1598-1657","2233-4866"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-c","kci-registered","poland-20","russia-white-list-4"],"host_organization":"https://openalex.org/P4366305964","host_organization_name":"Institute of Electronics Engineers of Korea","host_organization_lineage":["https://openalex.org/P4366305964"],"host_organization_lineage_names":["Institute of Electronics Engineers of Korea"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"JSTS:Journal of Semiconductor Technology and Science","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067973102","display_name":"Nazrul Anuar Nayan","orcid":"https://orcid.org/0000-0001-6657-2982","observed_orcids":["https://orcid.org/0000-0001-6657-2982"]},"institutions":[{"id":"https://openalex.org/I42405503","display_name":"Gifu University","ror":"https://ror.org/024exxj48","country_code":"JP","type":"education","lineage":["https://openalex.org/I42405503"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nazrul Anuar","raw_affiliation_strings":["Gifu Univ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Gifu Univ","institution_ids":["https://openalex.org/I42405503"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043735152","display_name":"Yasuhiro Takahashi","orcid":"https://orcid.org/0000-0002-1653-8425","observed_orcids":["https://orcid.org/0000-0002-1653-8425"]},"institutions":[{"id":"https://openalex.org/I42405503","display_name":"Gifu University","ror":"https://ror.org/024exxj48","country_code":"JP","type":"education","lineage":["https://openalex.org/I42405503"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasuhiro Takahashi","raw_affiliation_strings":["Gifu Univ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Gifu Univ","institution_ids":["https://openalex.org/I42405503"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108512806","display_name":"Toshikazu Sekine","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I42405503","display_name":"Gifu University","ror":"https://ror.org/024exxj48","country_code":"JP","type":"education","lineage":["https://openalex.org/I42405503"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshikazu Sekine","raw_affiliation_strings":["Gifu Univ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Gifu Univ","institution_ids":["https://openalex.org/I42405503"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I42405503"],"apc_list":null,"apc_paid":null,"fwci":4.2044,"has_fulltext":false,"cited_by_count":77,"citation_normalized_percentile":{"value":0.93929379,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"10","issue":"1","first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.0006000000284984708,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adiabatic-switching","display_name":"adiabatic switching","score":0.9879999756813049},{"id":"https://openalex.org/keywords/energy-recovery","display_name":"energy recovery","score":0.9729999899864197},{"id":"https://openalex.org/keywords/low-power-logic-circuits","display_name":"low-power logic","score":0.6919999718666077},{"id":"https://openalex.org/keywords/logic-gates","display_name":"logic gates","score":0.4490000009536743},{"id":"https://openalex.org/keywords/energy-dissipation-reduction","display_name":"energy dissipation reduction","score":0.6809999942779541},{"id":"https://openalex.org/keywords/inverter-chain","display_name":"inverter chain","score":0.6380000114440918},{"id":"https://openalex.org/keywords/low-frequency-operation","display_name":"low-frequency operation","score":0.49399998784065247},{"id":"https://openalex.org/keywords/rfid","display_name":"RFID","score":0.7450000047683716},{"id":"https://openalex.org/keywords/smart-cards","display_name":"smart cards","score":0.7870000004768372},{"id":"https://openalex.org/keywords/sensors","display_name":"sensors","score":0.8870000243186951}],"concepts":[{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.74294114112854},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.7428773641586304},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7257241606712341},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6632717847824097},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.6563432216644287},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.6264020800590515},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.5821405649185181},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.5657694935798645},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5440676808357239},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5287142395973206},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.48614856600761414},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.43366360664367676},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4271206557750702},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.42040809988975525},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.4185529947280884},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41193121671676636},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4118981957435608},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41032934188842773},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33938682079315186},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.272810161113739},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.23895195126533508},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.5573/jsts.2010.10.1.001","doi":"https://doi.org/10.5573/jsts.2010.10.1.001","is_oa":false,"landing_page_url":"https://doi.org/10.5573/jsts.2010.10.1.001","pdf_url":null,"source":{"id":"https://openalex.org/S2482218150","display_name":"JSTS Journal of Semiconductor Technology and Science","issn_l":"1598-1657","issn":["1598-1657","2233-4866"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-c","kci-registered","poland-20","russia-white-list-4"],"host_organization":"https://openalex.org/P4366305964","host_organization_name":"Institute of Electronics Engineers of Korea","host_organization_lineage":["https://openalex.org/P4366305964"],"host_organization_lineage_names":["Institute of Electronics Engineers of Korea"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"JSTS:Journal of Semiconductor Technology and Science","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.428600013256073,"id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W138663297","https://openalex.org/W1499970576","https://openalex.org/W1513857711","https://openalex.org/W1521268501","https://openalex.org/W1544558177","https://openalex.org/W1975420114","https://openalex.org/W2041255146","https://openalex.org/W2067139121","https://openalex.org/W2075164526","https://openalex.org/W2078813375","https://openalex.org/W2085030451","https://openalex.org/W2099889623","https://openalex.org/W2123299075","https://openalex.org/W2129878502","https://openalex.org/W2129886330","https://openalex.org/W2131862714","https://openalex.org/W2150363350","https://openalex.org/W2160248749","https://openalex.org/W2161486988","https://openalex.org/W2163881957","https://openalex.org/W2170191597"],"related_works":["https://openalex.org/W1521268501","https://openalex.org/W2122377402","https://openalex.org/W2106658792","https://openalex.org/W2027213168","https://openalex.org/W2162978617","https://openalex.org/W2883686360","https://openalex.org/W2008009631","https://openalex.org/W4300861153","https://openalex.org/W2616422276","https://openalex.org/W2161213352"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,124],"two-phase":[4],"clocked":[5],"adiabatic":[6,17],"static":[7,46,125],"CMOS":[8,47,126],"logic":[9,91,110,127],"(2PASCL)":[10],"circuit":[11,25],"that":[12,75,106,122,139],"utilizes":[13],"the":[14,51,54,63,67,94,97,101],"principles":[15],"of":[16,66,96,116,131],"switching":[18,73],"and":[19,62,84,89,162],"energy":[20,118],"recovery.":[21],"The":[22,136],"low-power":[23],"2PASCL":[24,71,98,107,140],"uses":[26],"two":[27],"complementary":[28],"split-level":[29],"sinusoidal":[30],"power":[31,64,148],"supply":[32],"clocks":[33],"whose":[34],"height":[35],"is":[36,60,69,76],"equal":[37],"to":[38,114,121,133,146],"VSUBdd/SUB.":[39],"It":[40],"can":[41,111,142],"be":[42,143],"directly":[43],"derived":[44],"from":[45,53],"circuits.":[48],"By":[49],"removing":[50],"diode":[52,68],"charging":[55],"path,":[56],"higher":[57],"output":[58],"amplitude":[59],"achieved":[61],"consumption":[65],"eliminated.":[70],"has":[72],"activity":[74],"lower":[77],"than":[78],"dynamic":[79],"logic.":[80],"We":[81],"also":[82],"design":[83],"simulate":[85],"NOT,":[86],"NAND,":[87],"NOR,":[88],"XOR":[90],"gates":[92],"on":[93],"basis":[95],"topology.":[99],"From":[100],"simulation":[102],"results,":[103],"we":[104],"find":[105],"4-inverter":[108],"chain":[109],"save":[112],"up":[113],"79%":[115],"dissipated":[117],"as":[119,156],"compared":[120],"with":[123],"at":[128,152],"transition":[129],"frequencies":[130],"1":[132],"100":[134],"\u3392.":[135],"results":[137],"indicate":[138],"technology":[141],"advantageously":[144],"applied":[145],"low":[147,153],"digital":[149],"devices":[150],"operated":[151],"frequencies,":[154],"such":[155],"radio-frequency":[157],"identifications":[158],"(RFIDs),":[159],"smart":[160],"cards,":[161],"sensors.":[163]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":9},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":9},{"year":2014,"cited_by_count":9},{"year":2013,"cited_by_count":9},{"year":2012,"cited_by_count":3}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}