{"id":"https://openalex.org/W2015543366","doi":"https://doi.org/10.1109/iscas.2014.6865528","title":"Micropower two-stage amplifier employing recycling current-buffer Miller compensation","display_name":"Micropower two-stage amplifier employing recycling current-buffer Miller compensation","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W2015543366","doi":"https://doi.org/10.1109/iscas.2014.6865528","mag":"2015543366"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2014.6865528","doi":"https://doi.org/10.1109/iscas.2014.6865528","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865528","pdf_url":null,"source":{"id":"https://openalex.org/S4393914142","display_name":"IEEE International Symposium on Circuits and Systems proceedings","issn_l":"0271-4302","issn":["0271-4302"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100392010","display_name":"Wei Wang","orcid":"https://orcid.org/0000-0002-5608-1319","observed_orcids":["https://orcid.org/0000-0002-5608-1319"]},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Wei Wang","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China","State Key Lab of Analog and Mixed-Signal VLSI, University of Macau, Macao, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]},{"raw_affiliation_string":"State Key Lab of Analog and Mixed-Signal VLSI, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100888754","display_name":"Zushu Yan","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Zushu Yan","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China","State Key Lab of Analog and Mixed-Signal VLSI, University of Macau, Macao, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]},{"raw_affiliation_string":"State Key Lab of Analog and Mixed-Signal VLSI, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058845450","display_name":"Pui\u2010In Mak","orcid":"https://orcid.org/0000-0002-3579-8740","observed_orcids":["https://orcid.org/0000-0002-3579-8740"]},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Pui-In Mak","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China","State Key Lab of Analog and Mixed-Signal VLSI, University of Macau, Macao, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]},{"raw_affiliation_string":"State Key Lab of Analog and Mixed-Signal VLSI, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109927673","display_name":"Man Kay Law","orcid":"https://orcid.org/0000-0002-2799-1129","observed_orcids":["https://orcid.org/0000-0002-2799-1129"]},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Man-Kay Law","raw_affiliation_strings":["State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China","State Key Lab of Analog and Mixed-Signal VLSI, University of Macau, Macao, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]},{"raw_affiliation_string":"State Key Lab of Analog and Mixed-Signal VLSI, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106943352","display_name":"Rui Paulo Martins","orcid":"https://orcid.org/0000-0003-2821-648X","observed_orcids":["https://orcid.org/0000-0003-2821-648X"]},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I4387152517","display_name":"Instituto Superior T\u00e9cnico","ror":"https://ror.org/03db2by73","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103","https://openalex.org/I4387152517"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Rui P. Martins","raw_affiliation_strings":["1 - on leave from Instituto Superior T\u00e9cnico, U of Lisbon, Portugal","Inst. Super. Tecnico, U. of Lisbon, Lisbon, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"1 - on leave from Instituto Superior T\u00e9cnico, U of Lisbon, Portugal","institution_ids":["https://openalex.org/I141596103","https://openalex.org/I4387152517"]},{"raw_affiliation_string":"Inst. Super. Tecnico, U. of Lisbon, Lisbon, Portugal","institution_ids":["https://openalex.org/I141596103","https://openalex.org/I4387152517"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2043,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.73922788,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":96},"biblio":{"volume":"12","issue":null,"first_page":"1889","last_page":"1892"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9765999913215637,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9765999913215637,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.013299999758601189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.008899999782443047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/two-stage-amplifier","display_name":"two-stage amplifier","score":0.7630000114440918},{"id":"https://openalex.org/keywords/left-half-plane-zeros","display_name":"left half-plane zeros","score":0.8679999709129333},{"id":"https://openalex.org/keywords/power-efficiency","display_name":"power efficiency","score":0.6570000052452087},{"id":"https://openalex.org/keywords/dc-gain","display_name":"DC gain","score":0.7319999933242798},{"id":"https://openalex.org/keywords/dc-offset","display_name":"DC offset","score":0.7440000176429749},{"id":"https://openalex.org/keywords/noise","display_name":"noise","score":0.6919999718666077},{"id":"https://openalex.org/keywords/low-power-cmos-design","display_name":"low-power CMOS design","score":0.8309999704360962},{"id":"https://openalex.org/keywords/0-18-mum-cmos","display_name":"0.18 \u03bcm CMOS","score":0.8029999732971191},{"id":"https://openalex.org/keywords/phase-margin","display_name":"phase margin","score":0.5889999866485596},{"id":"https://openalex.org/keywords/slew-rate","display_name":"slew rate","score":0.6119999885559082},{"id":"https://openalex.org/keywords/settling-time","display_name":"settling time","score":0.9750000238418579}],"concepts":[{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.6392978429794312},{"id":"https://openalex.org/C172218469","wikidata":"https://www.wikidata.org/wiki/Q4477697","display_name":"Direct-coupled amplifier","level":5,"score":0.6387221813201904},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5805708169937134},{"id":"https://openalex.org/C68742264","wikidata":"https://www.wikidata.org/wiki/Q1736442","display_name":"Current-feedback operational amplifier","level":5,"score":0.5520930886268616},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.5459274053573608},{"id":"https://openalex.org/C58117264","wikidata":"https://www.wikidata.org/wiki/Q1239595","display_name":"Operational transconductance amplifier","level":5,"score":0.543041467666626},{"id":"https://openalex.org/C131782439","wikidata":"https://www.wikidata.org/wiki/Q1455581","display_name":"Frequency compensation","level":4,"score":0.5178852081298828},{"id":"https://openalex.org/C81455027","wikidata":"https://www.wikidata.org/wiki/Q7180955","display_name":"Phase margin","level":5,"score":0.46445393562316895},{"id":"https://openalex.org/C82517063","wikidata":"https://www.wikidata.org/wiki/Q1591315","display_name":"Slew rate","level":3,"score":0.4596838653087616},{"id":"https://openalex.org/C2851963","wikidata":"https://www.wikidata.org/wiki/Q6839950","display_name":"Micropower","level":3,"score":0.45058271288871765},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4154990613460541},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4126136004924774},{"id":"https://openalex.org/C189184530","wikidata":"https://www.wikidata.org/wiki/Q5508342","display_name":"Fully differential amplifier","level":5,"score":0.4101129174232483},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3787471652030945},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3364694118499756},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.25782254338264465},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.22392767667770386},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.18363025784492493},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2014.6865528","doi":"https://doi.org/10.1109/iscas.2014.6865528","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865528","pdf_url":null,"source":{"id":"https://openalex.org/S4393914142","display_name":"IEEE International Symposium on Circuits and Systems proceedings","issn_l":"0271-4302","issn":["0271-4302"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.724.1216","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.724.1216","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.umac.mo/rectors_office/docs/ruimartins_cv/publications/conferences/220.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1564201208","https://openalex.org/W1972150182","https://openalex.org/W1979630295","https://openalex.org/W2020763844","https://openalex.org/W2096710250","https://openalex.org/W2127205328","https://openalex.org/W2133940463","https://openalex.org/W2142100952","https://openalex.org/W2144198113","https://openalex.org/W3147616483"],"related_works":["https://openalex.org/W2157670191","https://openalex.org/W2046546645","https://openalex.org/W2104783347","https://openalex.org/W2102708804","https://openalex.org/W2149399676","https://openalex.org/W1986499190","https://openalex.org/W1850710275","https://openalex.org/W3002842681","https://openalex.org/W1999837995","https://openalex.org/W2126259048"],"abstract_inverted_index":{"Proposed":[0],"is":[1],"a":[2,70,88,110],"two-stage":[3],"amplifier":[4,25,75,106],"exploiting":[5],"recycling":[6],"current-buffer":[7],"Miller":[8],"compensation":[9],"(CBMC).":[10],"By":[11],"reusing":[12],"the":[13,18,30,38,47,55,74],"most":[14],"current-consuming":[15],"devices":[16],"in":[17,36,66],"1ststage":[19],"as":[20],"current":[21],"buffer,":[22],"such":[23],"an":[24],"not":[26],"only":[27],"can":[28,45],"preserve":[29],"merits":[31],"of":[32,49],"typical":[33,50],"CBMC":[34,51],"implementation":[35],"creating":[37],"beneficial":[39],"left-half-plane":[40],"(LHP)":[41],"zero,":[42],"but":[43],"also":[44],"avoid":[46],"drawbacks":[48],"scheme":[52],"from":[53],"degrading":[54],"power":[56],"efficiency,":[57],"DC":[58,78],"gain,":[59,79],"dc":[60],"offset":[61],"and":[62,83,96,102],"noise":[63],"performances.":[64],"Optimized":[65],"0.18\u03bcm":[67],"CMOS":[68],"via":[69],"low-power":[71],"design":[72],"procedure,":[73],"achieves":[76],">90dB":[77],"4.5MHz":[80],"unity-gain":[81],"frequency":[82],"57.2\u00b0":[84],"phase":[85],"margin":[86],"at":[87,109],"100pF":[89],"capacitive":[90],"load.":[91],"The":[92,105],"average":[93],"slew":[94],"rate":[95],"1%":[97],"settling":[98],"time":[99],"are":[100],"2.68V/\u03bcs":[101],"0.239\u03bcs,":[103],"respectively.":[104],"draws":[107],"22\u03bcA":[108],"1.2V":[111],"supply.":[112]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2016-06-24T00:00:00"}