{"id":"https://openalex.org/W2014569004","doi":"https://doi.org/10.1109/async.2012.15","title":"Ultra Low Power Booth Multiplier Using Asynchronous Logic","display_name":"Ultra Low Power Booth Multiplier Using Asynchronous Logic","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W2014569004","doi":"https://doi.org/10.1109/async.2012.15","mag":"2014569004"},"language":"en","primary_location":{"id":"doi:10.1109/async.2012.15","doi":"https://doi.org/10.1109/async.2012.15","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async.2012.15","pdf_url":null,"source":{"id":"https://openalex.org/S4210190146","display_name":"IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)","issn_l":"1522-8681","issn":["1522-8681"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101985191","display_name":"Jiaoyan Chen","orcid":"https://orcid.org/0000-0002-0287-951X","observed_orcids":["https://orcid.org/0000-0002-0287-951X"]},"institutions":[{"id":"https://openalex.org/I27577105","display_name":"University College Cork","ror":"https://ror.org/03265fv13","country_code":"IE","type":"education","lineage":["https://openalex.org/I27577105"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Jiaoyan Chen","raw_affiliation_strings":["Dept. of Electr. & Electron. Eng., Univ. Coll. Cork, Cork, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Univ. Coll. Cork, Cork, Ireland","institution_ids":["https://openalex.org/I27577105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016443261","display_name":"Emanuel Mihai Popovici","orcid":"https://orcid.org/0000-0001-6813-5030","observed_orcids":["https://orcid.org/0000-0001-6813-5030"]},"institutions":[{"id":"https://openalex.org/I27577105","display_name":"University College Cork","ror":"https://ror.org/03265fv13","country_code":"IE","type":"education","lineage":["https://openalex.org/I27577105"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Emanuel Popovici","raw_affiliation_strings":["Dept. of Electr. & Electron. Eng., Univ. Coll. Cork, Cork, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Univ. Coll. Cork, Cork, Ireland","institution_ids":["https://openalex.org/I27577105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076654998","display_name":"Dilip P. Vasudevan","orcid":"https://orcid.org/0000-0003-0931-309X","observed_orcids":["https://orcid.org/0000-0003-0931-309X"]},"institutions":[{"id":"https://openalex.org/I27577105","display_name":"University College Cork","ror":"https://ror.org/03265fv13","country_code":"IE","type":"education","lineage":["https://openalex.org/I27577105"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Dilip Vasudevan","raw_affiliation_strings":["Centre for Efficiency Oriented Languages, Univ. Coll. Cork, Cork, Ireland","Centre for Efficiency-Oriented Languages, University College Cork Cork, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Efficiency Oriented Languages, Univ. Coll. Cork, Cork, Ireland","institution_ids":["https://openalex.org/I27577105"]},{"raw_affiliation_string":"Centre for Efficiency-Oriented Languages, University College Cork Cork, Ireland","institution_ids":["https://openalex.org/I27577105"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016654758","display_name":"Michel Schellekens","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I27577105","display_name":"University College Cork","ror":"https://ror.org/03265fv13","country_code":"IE","type":"education","lineage":["https://openalex.org/I27577105"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Michel Schellekens","raw_affiliation_strings":["Centre for Efficiency Oriented Languages, Univ. Coll. Cork, Cork, Ireland","Centre for Efficiency-Oriented Languages, University College Cork Cork, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Efficiency Oriented Languages, Univ. Coll. Cork, Cork, Ireland","institution_ids":["https://openalex.org/I27577105"]},{"raw_affiliation_string":"Centre for Efficiency-Oriented Languages, University College Cork Cork, Ireland","institution_ids":["https://openalex.org/I27577105"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I27577105"],"apc_list":null,"apc_paid":null,"fwci":0.8103,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.61746875,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"81","last_page":"88"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-logic","display_name":"asynchronous logic","score":0.8539999723434448},{"id":"https://openalex.org/keywords/booth-multiplier","display_name":"Booth multiplier","score":0.746999979019165},{"id":"https://openalex.org/keywords/adiabatic-logic","display_name":"adiabatic logic","score":0.8629999756813049},{"id":"https://openalex.org/keywords/charge-sharing","display_name":"charge sharing","score":0.9660000205039978},{"id":"https://openalex.org/keywords/static-power-reduction","display_name":"static power reduction","score":0.9330000281333923},{"id":"https://openalex.org/keywords/dynamic-power-reduction","display_name":"dynamic power reduction","score":0.9869999885559082},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.621999979019165},{"id":"https://openalex.org/keywords/radix-4-multiplier","display_name":"radix-4 multiplier","score":0.7480000257492065},{"id":"https://openalex.org/keywords/45-nm-cmos","display_name":"45 nm CMOS","score":0.8389999866485596},{"id":"https://openalex.org/keywords/dual-rail-logic","display_name":"dual-rail logic","score":0.7440000176429749}],"concepts":[{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.6643368005752563},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6216470003128052},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6103230714797974},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6063345670700073},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.539578914642334},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5248596668243408},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5138054490089417},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5035931468009949},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.4964814782142639},{"id":"https://openalex.org/C2777796570","wikidata":"https://www.wikidata.org/wiki/Q2351326","display_name":"Dynamic logic (digital electronics)","level":4,"score":0.47839415073394775},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.47414395213127136},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.46608278155326843},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.4475232660770416},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4362066388130188},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.41828683018684387},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3467721939086914},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2719040811061859},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.24070122838020325},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.22693604230880737},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2130749523639679},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1897551417350769},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17225563526153564},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.13643106818199158},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.10977444052696228},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.08924141526222229},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08917772769927979},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0828598141670227},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07202500104904175},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/async.2012.15","doi":"https://doi.org/10.1109/async.2012.15","is_oa":false,"landing_page_url":"https://doi.org/10.1109/async.2012.15","pdf_url":null,"source":{"id":"https://openalex.org/S4210190146","display_name":"IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)","issn_l":"1522-8681","issn":["1522-8681"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1598016810","https://openalex.org/W1983849809","https://openalex.org/W2021452258","https://openalex.org/W2033960154","https://openalex.org/W2041626447","https://openalex.org/W2097944423","https://openalex.org/W2107103004","https://openalex.org/W2129267471","https://openalex.org/W2138534441","https://openalex.org/W2148916286","https://openalex.org/W2154098113","https://openalex.org/W2159680152","https://openalex.org/W2163578701","https://openalex.org/W2166670172","https://openalex.org/W4210830821","https://openalex.org/W4231670955"],"related_works":["https://openalex.org/W1973990424","https://openalex.org/W2100229053","https://openalex.org/W2044362127","https://openalex.org/W2378537814","https://openalex.org/W2153392649","https://openalex.org/W2343615592","https://openalex.org/W2014736448","https://openalex.org/W2094322318","https://openalex.org/W2149593671","https://openalex.org/W2127797260"],"abstract_inverted_index":{"Asynchronous":[0],"logic":[1,42,70,73],"shows":[2],"promising":[3],"applicability":[4],"in":[5,98,106,111],"ASIC":[6],"design":[7,119],"due":[8],"to":[9,37,116],"its":[10],"potentially":[11],"low":[12],"power":[13,24,35,59,82,108,113],"and":[14,29,56,60,96,109],"high":[15],"robustness":[16],"properties.":[17],"For":[18],"deep":[19],"submicron":[20],"technologies":[21],"the":[22,79,117,127,130],"static":[23,58,112,123],"is":[25,50,91,132],"becoming":[26],"very":[27],"significant":[28],"many":[30],"applications":[31],"require":[32],"that":[33],"this":[34],"component":[36],"be":[38,63],"reduced.":[39],"A":[40,85],"new":[41,69],"called":[43],"Positive":[44],"Feedback":[45],"Charge":[46],"Sharing":[47],"Logic":[48],"(PFCSL)":[49],"proposed,":[51],"which":[52],"reduces":[53],"both":[54],"dynamic":[55,107],"especially":[57],"also":[61],"could":[62],"implemented":[64,97,121],"with":[65,74],"asynchronous":[66],"logic.":[67,125],"This":[68],"combines":[71],"adiabatic":[72],"charge":[75],"sharing":[76],"technology":[77],"avoiding":[78],"penalty":[80],"of":[81,129],"clock":[83],"generator.":[84],"novel":[86],"16-by-16-bit":[87],"Radix-4":[88],"Booth":[89],"Multiplier":[90],"built":[92],"based":[93],"on":[94],"PFCSL":[95],"45nm":[99],"technology.":[100],"We":[101],"achieve":[102],"around":[103],"30%":[104],"reduction":[105],"60%":[110],"respectively":[114],"compared":[115],"same":[118],"being":[120],"using":[122],"dual-rail":[124],"Also,":[126],"area":[128],"multiplier":[131],"significantly":[133],"smaller.":[134]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-11-10T11:39:43.021295","created_date":"2016-06-24T00:00:00"}