{"id":"https://openalex.org/W2014337083","doi":"https://doi.org/10.1145/344166.344187","title":"Robust ultra-low power sub-threshold DTMOS logic","display_name":"Robust ultra-low power sub-threshold DTMOS logic","publication_year":2000,"publication_date":"2000-01-01","ids":{"openalex":"https://openalex.org/W2014337083","doi":"https://doi.org/10.1145/344166.344187","mag":"2014337083"},"language":"en","primary_location":{"id":"doi:10.1145/344166.344187","doi":"https://doi.org/10.1145/344166.344187","is_oa":true,"landing_page_url":"https://doi.org/10.1145/344166.344187","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/344166.344187","source":{"id":"https://openalex.org/S4363608740","display_name":"International Symposium on Low Power Electronics and Design (ISLPED)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2000 international symposium on Low power electronics and design - ISLPED '00","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/344166.344187","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050031546","display_name":"Hendrawan Soeleman","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Soeleman","raw_affiliation_strings":["Purdue University, Department of Electrical and Computer Engineering, West Lafayette, IN","Purdue University, Department of Electrical and Computer Engineering, West Lafayette, IN#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Purdue University, Department of Electrical and Computer Engineering, West Lafayette, IN","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Purdue University, Department of Electrical and Computer Engineering, West Lafayette, IN#TAB#","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031161187","display_name":"Kaushik Roy","orcid":"https://orcid.org/0000-0002-0735-9695","observed_orcids":["https://orcid.org/0000-0002-0735-9695"]},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Roy","raw_affiliation_strings":["Purdue University, Department of Electrical and Computer Engineering, West Lafayette, IN","Purdue University, Department of Electrical and Computer Engineering, West Lafayette, IN#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Purdue University, Department of Electrical and Computer Engineering, West Lafayette, IN","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Purdue University, Department of Electrical and Computer Engineering, West Lafayette, IN#TAB#","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111972172","display_name":"Bipul C. Paul","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Paul","raw_affiliation_strings":["Purdue University, Department of Electrical and Computer Engineering, West Lafayette, IN","Purdue University, Department of Electrical and Computer Engineering, West Lafayette, IN#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Purdue University, Department of Electrical and Computer Engineering, West Lafayette, IN","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Purdue University, Department of Electrical and Computer Engineering, West Lafayette, IN#TAB#","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":4.8437,"has_fulltext":true,"cited_by_count":61,"citation_normalized_percentile":{"value":0.951043,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"25","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9887999892234802,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9887999892234802,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.009600000455975533,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.0005000000237487257,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dynamic-threshold-mos","display_name":"dynamic threshold MOS","score":0.7870000004768372},{"id":"https://openalex.org/keywords/ultra-low-power-circuits","display_name":"ultra-low-power circuits","score":0.9169999957084656},{"id":"https://openalex.org/keywords/switching-performance","display_name":"switching performance","score":0.5899999737739563},{"id":"https://openalex.org/keywords/temperature-stability","display_name":"temperature stability","score":0.8109999895095825},{"id":"https://openalex.org/keywords/process-variation-robustness","display_name":"process variation robustness","score":0.7820000052452087}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.7364268898963928},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.6314977407455444},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6049553751945496},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5132936835289001},{"id":"https://openalex.org/C3017773396","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Ultra low power","level":4,"score":0.4943966865539551},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4917471706867218},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4793182611465454},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4688642621040344},{"id":"https://openalex.org/C11644886","wikidata":"https://www.wikidata.org/wiki/Q173552","display_name":"Emitter-coupled logic","level":5,"score":0.465643048286438},{"id":"https://openalex.org/C118759142","wikidata":"https://www.wikidata.org/wiki/Q173475","display_name":"Diode\u2013transistor logic","level":5,"score":0.45016205310821533},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.44827768206596375},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4336146414279938},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.433418869972229},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42823994159698486},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.414158433675766},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.38775327801704407},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.34088170528411865},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3372621536254883},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16439193487167358},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16430512070655823},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12798461318016052},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09436646103858948},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.09217998385429382},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/344166.344187","doi":"https://doi.org/10.1145/344166.344187","is_oa":true,"landing_page_url":"https://doi.org/10.1145/344166.344187","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/344166.344187","source":{"id":"https://openalex.org/S4363608740","display_name":"International Symposium on Low Power Electronics and Design (ISLPED)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2000 international symposium on Low power electronics and design - ISLPED '00","raw_type":"proceedings-article"},{"id":"doi:10.1109/lpe.2000.876752","doi":"https://doi.org/10.1109/lpe.2000.876752","is_oa":false,"landing_page_url":"https://doi.org/10.1109/lpe.2000.876752","pdf_url":null,"source":{"id":"https://openalex.org/S4363608740","display_name":"International Symposium on Low Power Electronics and Design (ISLPED)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514)","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/344166.344187","doi":"https://doi.org/10.1145/344166.344187","is_oa":true,"landing_page_url":"https://doi.org/10.1145/344166.344187","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/344166.344187","source":{"id":"https://openalex.org/S4363608740","display_name":"International Symposium on Low Power Electronics and Design (ISLPED)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2000 international symposium on Low power electronics and design - ISLPED '00","raw_type":"proceedings-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.428600013256073,"display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2014337083.pdf","grobid_xml":"https://content.openalex.org/works/W2014337083.grobid-xml"},"referenced_works_count":7,"referenced_works":["https://openalex.org/W1579674527","https://openalex.org/W2074220705","https://openalex.org/W2078755136","https://openalex.org/W2103684670","https://openalex.org/W2108049334","https://openalex.org/W2108143446","https://openalex.org/W2543097326"],"related_works":["https://openalex.org/W2159448561","https://openalex.org/W147862408","https://openalex.org/W2131025741","https://openalex.org/W2078755136","https://openalex.org/W2315053663","https://openalex.org/W2128469213","https://openalex.org/W2161503242","https://openalex.org/W2142702094","https://openalex.org/W4410154377","https://openalex.org/W4300938898"],"abstract_inverted_index":{"Digital":[0],"sub-threshold":[1,32,52,73,83],"logic":[2,33,54,75],"circuits":[3],"have":[4],"recently":[5],"been":[6],"proposed":[7],"for":[8,71],"applications":[9],"in":[10,81],"the":[11,16,20,31,40,61,82],"ultra-low":[12],"power":[13],"end":[14],"of":[15,23,30,42,51,63],"design":[17],"spectrum,":[18],"where":[19],"performance":[21,29],"is":[22],"secondary":[24],"importance.":[25],"To":[26],"improve":[27],"switching":[28],"family":[34],"with":[35],"comparable":[36],"energy/switching,":[37],"we":[38],"propose":[39],"use":[41],"sub-DTMOS":[43],"(sub-threshold":[44],"Dynamic":[45],"Threshold":[46],"MOS)":[47],"transistors.":[48],"The":[49],"stability":[50],"DTMOS":[53],"to":[55,77],"temperature":[56],"and":[57],"process":[58],"variations":[59],"eliminates":[60],"need":[62],"additional":[64],"stabilization":[65],"scheme":[66],"that":[67],"may":[68],"be":[69],"required":[70],"regular":[72],"MOS":[74],"families":[76],"ensure":[78],"proper":[79],"operation":[80],"region.":[84]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":4},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-11-10T11:39:43.021295","created_date":"2016-06-24T00:00:00"}