{"id":"https://openalex.org/W2013750018","doi":"https://doi.org/10.1143/jjap.43.2457","title":"Pt/BaxSr(1-x)TiO3/Pt Capacitor Technology for 0.15 \u00b5m Embedded Dynamic Random Access Memory","display_name":"Pt/BaxSr(1-x)TiO3/Pt Capacitor Technology for 0.15 \u00b5m Embedded Dynamic Random Access Memory","publication_year":2004,"publication_date":"2004-05-01","ids":{"openalex":"https://openalex.org/W2013750018","doi":"https://doi.org/10.1143/jjap.43.2457","mag":"2013750018"},"language":"en","primary_location":{"id":"doi:10.1143/jjap.43.2457","doi":"https://doi.org/10.1143/jjap.43.2457","is_oa":false,"landing_page_url":"https://doi.org/10.1143/jjap.43.2457","pdf_url":null,"source":{"id":"https://openalex.org/S143744711","display_name":"Japanese Journal of Applied Physics","issn_l":"0021-4922","issn":["0021-4922","1347-4065"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-d","jufo-1","ki-jl-1","norway-1","poland-70","russia-white-list-2","vabb-shw"],"host_organization":"https://openalex.org/P4310311669","host_organization_name":"Institute of Physics","host_organization_lineage":["https://openalex.org/P4310311669"],"host_organization_lineage_names":["Institute of Physics"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Japanese Journal of Applied Physics","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049621866","display_name":"Yoshikazu Tsunemine","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yoshikazu Tsunemine","raw_affiliation_strings":["LSI Manufacturing Technology Unit, Wafer Process Engineering Development Division, Renesas Technology Corp., 4-1, Mizuhara, Itami, Hyogo 664-0005, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LSI Manufacturing Technology Unit, Wafer Process Engineering Development Division, Renesas Technology Corp., 4-1, Mizuhara, Itami, Hyogo 664-0005, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049884534","display_name":"Tomonori Okudaira","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tomonori Okudaira","raw_affiliation_strings":["LSI Manufacturing Technology Unit, Wafer Process Engineering Development Division, Renesas Technology Corp., 4-1, Mizuhara, Itami, Hyogo 664-0005, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LSI Manufacturing Technology Unit, Wafer Process Engineering Development Division, Renesas Technology Corp., 4-1, Mizuhara, Itami, Hyogo 664-0005, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109903812","display_name":"Keiichiro Kashihara","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Keiichiro Kashihara","raw_affiliation_strings":["LSI Manufacturing Technology Unit, Wafer Process Engineering Development Division, Renesas Technology Corp., 4-1, Mizuhara, Itami, Hyogo 664-0005, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LSI Manufacturing Technology Unit, Wafer Process Engineering Development Division, Renesas Technology Corp., 4-1, Mizuhara, Itami, Hyogo 664-0005, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007458458","display_name":"Akie Yutani","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Akie Yutani","raw_affiliation_strings":["LSI Manufacturing Technology Unit, Wafer Process Engineering Development Division, Renesas Technology Corp., 4-1, Mizuhara, Itami, Hyogo 664-0005, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LSI Manufacturing Technology Unit, Wafer Process Engineering Development Division, Renesas Technology Corp., 4-1, Mizuhara, Itami, Hyogo 664-0005, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024334069","display_name":"Hiroki Shinkawata","orcid":"https://orcid.org/0000-0002-4698-1065","observed_orcids":["https://orcid.org/0000-0002-4698-1065"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hiroki Shinkawata","raw_affiliation_strings":["LSI Manufacturing Technology Unit, Wafer Process Engineering Development Division, Renesas Technology Corp., 4-1, Mizuhara, Itami, Hyogo 664-0005, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LSI Manufacturing Technology Unit, Wafer Process Engineering Development Division, Renesas Technology Corp., 4-1, Mizuhara, Itami, Hyogo 664-0005, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109171426","display_name":"Motaharul Kabir Mazumder","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Motaharul Kabir Mazumder","raw_affiliation_strings":["LSI Manufacturing Technology Unit, Wafer Process Engineering Development Division, Renesas Technology Corp., 4-1, Mizuhara, Itami, Hyogo 664-0005, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LSI Manufacturing Technology Unit, Wafer Process Engineering Development Division, Renesas Technology Corp., 4-1, Mizuhara, Itami, Hyogo 664-0005, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yoshikazu Ohno","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yoshikazu Ohno","raw_affiliation_strings":["LSI Manufacturing Technology Unit, Wafer Process Engineering Development Division, Renesas Technology Corp., 4-1, Mizuhara, Itami, Hyogo 664-0005, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LSI Manufacturing Technology Unit, Wafer Process Engineering Development Division, Renesas Technology Corp., 4-1, Mizuhara, Itami, Hyogo 664-0005, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072711964","display_name":"Masahiro Yoneda","orcid":"https://orcid.org/0000-0002-9418-1222","observed_orcids":["https://orcid.org/0000-0002-9418-1222"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Masahiro Yoneda","raw_affiliation_strings":["LSI Manufacturing Technology Unit, Wafer Process Engineering Development Division, Renesas Technology Corp., 4-1, Mizuhara, Itami, Hyogo 664-0005, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LSI Manufacturing Technology Unit, Wafer Process Engineering Development Division, Renesas Technology Corp., 4-1, Mizuhara, Itami, Hyogo 664-0005, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101694190","display_name":"Yasutoshi Okuno","orcid":"https://orcid.org/0009-0003-5769-0815","observed_orcids":["https://orcid.org/0009-0003-5769-0815"]},"institutions":[{"id":"https://openalex.org/I1283155146","display_name":"Panasonic (Japan)","ror":"https://ror.org/011tm7n37","country_code":"JP","type":"company","lineage":["https://openalex.org/I1283155146"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasutoshi Okuno","raw_affiliation_strings":["ULSI Process Technology Development Center, Semiconductor Company, Matsushita Electronics Corp., 19, Nishikujo-kasuga cho, Minami-ku, Kyoto 601-8413, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ULSI Process Technology Development Center, Semiconductor Company, Matsushita Electronics Corp., 19, Nishikujo-kasuga cho, Minami-ku, Kyoto 601-8413, Japan","institution_ids":["https://openalex.org/I1283155146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027087866","display_name":"Akihiko Tsuzumitani","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1283155146","display_name":"Panasonic (Japan)","ror":"https://ror.org/011tm7n37","country_code":"JP","type":"company","lineage":["https://openalex.org/I1283155146"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Akihiko Tsuzumitani","raw_affiliation_strings":["ULSI Process Technology Development Center, Semiconductor Company, Matsushita Electronics Corp., 19, Nishikujo-kasuga cho, Minami-ku, Kyoto 601-8413, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ULSI Process Technology Development Center, Semiconductor Company, Matsushita Electronics Corp., 19, Nishikujo-kasuga cho, Minami-ku, Kyoto 601-8413, Japan","institution_ids":["https://openalex.org/I1283155146"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Hisashi Ogawa","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1283155146","display_name":"Panasonic (Japan)","ror":"https://ror.org/011tm7n37","country_code":"JP","type":"company","lineage":["https://openalex.org/I1283155146"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hisashi Ogawa","raw_affiliation_strings":["ULSI Process Technology Development Center, Semiconductor Company, Matsushita Electronics Corp., 19, Nishikujo-kasuga cho, Minami-ku, Kyoto 601-8413, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ULSI Process Technology Development Center, Semiconductor Company, Matsushita Electronics Corp., 19, Nishikujo-kasuga cho, Minami-ku, Kyoto 601-8413, Japan","institution_ids":["https://openalex.org/I1283155146"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114018367","display_name":"Yoshihiro Mori","orcid":"https://orcid.org/0000-0002-8563-0436","observed_orcids":["https://orcid.org/0000-0002-8563-0436"]},"institutions":[{"id":"https://openalex.org/I1283155146","display_name":"Panasonic (Japan)","ror":"https://ror.org/011tm7n37","country_code":"JP","type":"company","lineage":["https://openalex.org/I1283155146"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshihiro Mori","raw_affiliation_strings":["ULSI Process Technology Development Center, Semiconductor Company, Matsushita Electronics Corp., 19, Nishikujo-kasuga cho, Minami-ku, Kyoto 601-8413, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ULSI Process Technology Development Center, Semiconductor Company, Matsushita Electronics Corp., 19, Nishikujo-kasuga cho, Minami-ku, Kyoto 601-8413, Japan","institution_ids":["https://openalex.org/I1283155146"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2210,"currency":"USD","value_usd":2210},"apc_paid":null,"fwci":1.2663,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.79756349,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"43","issue":"5R","first_page":"2457","last_page":"2457"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9419000148773193,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9419000148773193,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.02449999935925007,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10107","display_name":"Ferroelectric and Piezoelectric Materials","score":0.0142000000923872,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/barium-strontium-titanate","display_name":"barium strontium titanate","score":0.8740000128746033},{"id":"https://openalex.org/keywords/embedded-dram","display_name":"embedded DRAM","score":0.8460000157356262},{"id":"https://openalex.org/keywords/platinum-electrode","display_name":"platinum electrode","score":0.8539999723434448},{"id":"https://openalex.org/keywords/capacitor-dielectrics","display_name":"capacitor dielectrics","score":0.38199999928474426},{"id":"https://openalex.org/keywords/oxygen-doping","display_name":"oxygen doping","score":0.5730000138282776},{"id":"https://openalex.org/keywords/thermal-stability","display_name":"thermal stability","score":0.5979999899864197},{"id":"https://openalex.org/keywords/n2-annealing","display_name":"N2 annealing","score":0.6610000133514404},{"id":"https://openalex.org/keywords/leakage-current","display_name":"leakage current","score":0.8059999942779541},{"id":"https://openalex.org/keywords/capacitance-retention","display_name":"capacitance retention","score":0.781000018119812}],"concepts":[{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.7852354049682617},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.7595829963684082},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.7198190689086914},{"id":"https://openalex.org/C2777855556","wikidata":"https://www.wikidata.org/wiki/Q4339544","display_name":"Annealing (glass)","level":2,"score":0.6741195917129517},{"id":"https://openalex.org/C57410435","wikidata":"https://www.wikidata.org/wiki/Q505668","display_name":"Chemical vapor deposition","level":2,"score":0.5489124655723572},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5393986105918884},{"id":"https://openalex.org/C2781063764","wikidata":"https://www.wikidata.org/wiki/Q421340","display_name":"Strontium titanate","level":3,"score":0.528180718421936},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.49670153856277466},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.48901209235191345},{"id":"https://openalex.org/C194760766","wikidata":"https://www.wikidata.org/wiki/Q410851","display_name":"Nitride","level":3,"score":0.4685780704021454},{"id":"https://openalex.org/C133386390","wikidata":"https://www.wikidata.org/wiki/Q184996","display_name":"Dielectric","level":2,"score":0.45434731245040894},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.4502444267272949},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.2530671954154968},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.23630139231681824},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20348286628723145},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.12063029408454895},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10364323854446411},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.056844085454940796},{"id":"https://openalex.org/C147789679","wikidata":"https://www.wikidata.org/wiki/Q11372","display_name":"Physical chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1143/jjap.43.2457","doi":"https://doi.org/10.1143/jjap.43.2457","is_oa":false,"landing_page_url":"https://doi.org/10.1143/jjap.43.2457","pdf_url":null,"source":{"id":"https://openalex.org/S143744711","display_name":"Japanese Journal of Applied Physics","issn_l":"0021-4922","issn":["0021-4922","1347-4065"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-d","jufo-1","ki-jl-1","norway-1","poland-70","russia-white-list-2","vabb-shw"],"host_organization":"https://openalex.org/P4310311669","host_organization_name":"Institute of Physics","host_organization_lineage":["https://openalex.org/P4310311669"],"host_organization_lineage_names":["Institute of Physics"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Japanese Journal of Applied Physics","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1877877012","https://openalex.org/W2001363773"],"related_works":["https://openalex.org/W2162442176","https://openalex.org/W2538721635","https://openalex.org/W1498700077","https://openalex.org/W2082051032","https://openalex.org/W2085622273","https://openalex.org/W2533622329","https://openalex.org/W2537562326","https://openalex.org/W2045819111","https://openalex.org/W2535793945","https://openalex.org/W2010310296"],"abstract_inverted_index":{"A":[0],"novel":[1],"capacitor":[2,170],"technology":[3],"has":[4],"been":[5,160],"developed":[6],"for":[7],"0.15":[8,164],"\u00b5m":[9,165],"embedded":[10],"dynamic":[11],"random":[12],"access":[13],"memory":[14],"(DRAM).":[15],"Platinum":[16],"as":[17,24],"electrodes":[18],"and":[19,48,77,126,132,145,152,175],"barium":[20],"strontium":[21],"titanate":[22],"(BST)":[23],"dielectrics":[25,33],"are":[26,84],"used":[27],"in":[28,104],"the":[29,49,81,91,99,105,115,120,123,127,134,163],"capacitor.":[30],"The":[31,40,60,95,137],"BST":[32,82,100,139,157],"is":[34,44,53,64],"a":[35,169],"stack":[36],"of":[37,80,98],"two":[38],"layers.":[39],"nucleating":[41],"bottom":[42,124],"layer":[43,52],"deposited":[45,54],"by":[46,55,86,102],"sputtering":[47],"top":[50,93,116],"bulk":[51],"chemical":[56],"vapor":[57],"deposition":[58,62],"(CVD).":[59],"two-step":[61],"process":[63,108],"established":[65],"with":[66],"high":[67],"reliability":[68],"without":[69],"N2":[70,150],"high-temperature":[71],"annealing.":[72,155],"Moreover,":[73],"both":[74],"thermal":[75],"stability":[76,79],"reductive":[78],"capacitors":[83,101,140,158],"improved":[85],"introducing":[87],"modulated":[88],"oxygen-doping":[89],"into":[90,114,162],"Pt":[92],"electrodes.":[94],"degradation":[96],"mechanism":[97],"annealing":[103,151],"back":[106],"end":[107],"was":[109],"revealed.":[110],"Oxygen":[111],"atoms":[112],"doped":[113],"electrode":[117,125],"diffuse":[118],"to":[119],"interface":[121],"between":[122],"metal":[128,135],"nitride":[129],"barrier":[130],"layer,":[131],"oxidize":[133],"nitride.":[136],"modified":[138],"maintained":[141],"low":[142],"leakage":[143],"current":[144],"sufficient":[146],"capacitance":[147],"after":[148],"500\u00b0C":[149],"400\u00b0C":[153],"H2":[154],"These":[156],"have":[159],"integrated":[161],"rule-embedded":[166],"DRAM":[167],"having":[168],"under":[171],"bit-line":[172],"(CUB)":[173],"structure":[174],"four-level":[176],"metallizations.":[177]},"counts_by_year":[],"updated_date":"2026-09-29T14:09:16.559479","created_date":"2016-06-24T00:00:00"}