{"id":"https://openalex.org/W2013237284","doi":"https://doi.org/10.1007/s11265-005-4961-3","title":"FPGA Implementation of a Pipelined On-Line Backpropagation","display_name":"FPGA Implementation of a Pipelined On-Line Backpropagation","publication_year":2005,"publication_date":"2005-03-31","ids":{"openalex":"https://openalex.org/W2013237284","doi":"https://doi.org/10.1007/s11265-005-4961-3","mag":"2013237284"},"language":"en","primary_location":{"id":"doi:10.1007/s11265-005-4961-3","doi":"https://doi.org/10.1007/s11265-005-4961-3","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11265-005-4961-3","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of VLSI signal processing systems for signal, image and video technology","raw_type":"journal-article"},"parent_works":[],"lineage":["https://openalex.org/W2013237284"],"child_works_count":0,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038033789","display_name":"Rafael Gadea Giron\u00e9s","orcid":"https://orcid.org/0000-0003-2857-8667","observed_orcids":["https://orcid.org/0000-0003-2857-8667"]},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Rafael Gadea Giron\u00e9s","raw_affiliation_strings":["Departamento de Ingenier\u00eda Electr\u00f3nica, E.T.S.I Telecomunicaci\u00f3n, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Ingenier\u00eda Electr\u00f3nica, E.T.S.I Telecomunicaci\u00f3n, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038033789","display_name":"Rafael Gadea Giron\u00e9s","orcid":"https://orcid.org/0000-0003-2857-8667","observed_orcids":["https://orcid.org/0000-0003-2857-8667"]},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Rafael Gadea Giron\u00e9s","raw_affiliation_strings":["Departamento de Ingenier\u00eda Electr\u00f3nica, E.T.S.I Telecomunicaci\u00f3n, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Ingenier\u00eda Electr\u00f3nica, E.T.S.I Telecomunicaci\u00f3n, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108074571","display_name":"Ricardo J. Colom","orcid":"https://orcid.org/0000-0003-0704-4906","observed_orcids":["https://orcid.org/0000-0003-0704-4906"]},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Ricardo Colom Palero","raw_affiliation_strings":["Departamento de Ingenier\u00eda Electr\u00f3nica, E.T.S.I Telecomunicaci\u00f3n, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Ingenier\u00eda Electr\u00f3nica, E.T.S.I Telecomunicaci\u00f3n, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Joaqu\u00edn Cerd\u00e1 Boluda","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Joaqu\u00edn Cerd\u00e1 Boluda","raw_affiliation_strings":["Departamento de Ingenier\u00eda Electr\u00f3nica, E.T.S.I Telecomunicaci\u00f3n, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Ingenier\u00eda Electr\u00f3nica, E.T.S.I Telecomunicaci\u00f3n, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Joaqu\u00edn Cerd\u00e1 Boluda","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Joaqu\u00edn Cerd\u00e1 Boluda","raw_affiliation_strings":["Departamento de Ingenier\u00eda Electr\u00f3nica, E.T.S.I Telecomunicaci\u00f3n, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Ingenier\u00eda Electr\u00f3nica, E.T.S.I Telecomunicaci\u00f3n, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057929076","display_name":"Angel Sebasti\u00e0-Cort\u00e9s","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Angel Sebastia Cort\u00e9s","raw_affiliation_strings":["Departamento de Ingenier\u00eda Electr\u00f3nica, E.T.S.I Telecomunicaci\u00f3n, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Ingenier\u00eda Electr\u00f3nica, E.T.S.I Telecomunicaci\u00f3n, Universidad Polit\u00e9cnica de Valencia, Camino de Vera s/n, 46022, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I60053951"],"apc_list":null,"apc_paid":null,"fwci":0.2965,"has_fulltext":false,"cited_by_count":47,"citation_normalized_percentile":{"value":0.59635307,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":98},"biblio":{"volume":"40","issue":"2","first_page":"189","last_page":"213"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.8047000169754028,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.8047000169754028,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.07970000058412552,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.03909999877214432,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.6899999976158142},{"id":"https://openalex.org/keywords/systolic-arrays","display_name":"systolic arrays","score":0.8679999709129333},{"id":"https://openalex.org/keywords/multilayer-perceptron","display_name":"multilayer perceptron","score":1.0},{"id":"https://openalex.org/keywords/neural-network-hardware","display_name":"neural network hardware","score":0.5299999713897705},{"id":"https://openalex.org/keywords/vlsi-architecture","display_name":"VLSI architecture","score":0.7599999904632568},{"id":"https://openalex.org/keywords/parallel-training","display_name":"parallel training","score":0.44600000977516174},{"id":"https://openalex.org/keywords/hardware-verification","display_name":"hardware verification","score":0.4339999854564667}],"concepts":[{"id":"https://openalex.org/C155032097","wikidata":"https://www.wikidata.org/wiki/Q798503","display_name":"Backpropagation","level":3,"score":0.8651915192604065},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8060249090194702},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.768147885799408},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.720853865146637},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6286325454711914},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5952703952789307},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5447091460227966},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49895286560058594},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.445980042219162},{"id":"https://openalex.org/C179717631","wikidata":"https://www.wikidata.org/wiki/Q2991667","display_name":"Multilayer perceptron","level":3,"score":0.4397910535335541},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43134886026382446},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3451882600784302},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28075194358825684},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2598821520805359},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.21296128630638123},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s11265-005-4961-3","doi":"https://doi.org/10.1007/s11265-005-4961-3","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s11265-005-4961-3","pdf_url":null,"source":{"id":"https://openalex.org/S4210233059","display_name":"The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology","issn_l":"0922-5773","issn":["0922-5773","1573-109X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of VLSI signal processing systems for signal, image and video technology","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W73301859","https://openalex.org/W117987027","https://openalex.org/W127830513","https://openalex.org/W185076037","https://openalex.org/W1495616008","https://openalex.org/W1510973816","https://openalex.org/W1534157463","https://openalex.org/W1671719358","https://openalex.org/W1878076697","https://openalex.org/W1954899079","https://openalex.org/W1961525375","https://openalex.org/W1972425002","https://openalex.org/W1984064987","https://openalex.org/W1988484771","https://openalex.org/W2023923092","https://openalex.org/W2042148902","https://openalex.org/W2068041061","https://openalex.org/W2095772469","https://openalex.org/W2102004312","https://openalex.org/W2116625612","https://openalex.org/W2120160558","https://openalex.org/W2120645653","https://openalex.org/W2124653173","https://openalex.org/W2132543649","https://openalex.org/W2138733282","https://openalex.org/W2145661696","https://openalex.org/W2146757582","https://openalex.org/W2150405043","https://openalex.org/W2150609304","https://openalex.org/W2153640904","https://openalex.org/W2154203817","https://openalex.org/W2238334874","https://openalex.org/W4249480063"],"related_works":["https://openalex.org/W4246542941","https://openalex.org/W1693029080","https://openalex.org/W73301859","https://openalex.org/W1907710939","https://openalex.org/W1573457302","https://openalex.org/W2755219797","https://openalex.org/W1493387844","https://openalex.org/W1961525375","https://openalex.org/W136063435","https://openalex.org/W2147298089"],"abstract_inverted_index":null,"counts_by_year":[{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2026-11-14T11:04:58.165337","created_date":"2016-06-24T00:00:00"}