{"id":"https://openalex.org/W2013040176","doi":"https://doi.org/10.1117/12.508015","title":"Design and demonstration of a multitechnology FPGA for photonic information processing","display_name":"Design and demonstration of a multitechnology FPGA for photonic information processing","publication_year":2003,"publication_date":"2003-11-03","ids":{"openalex":"https://openalex.org/W2013040176","doi":"https://doi.org/10.1117/12.508015","mag":"2013040176"},"language":"en","primary_location":{"id":"doi:10.1117/12.508015","doi":"https://doi.org/10.1117/12.508015","is_oa":false,"landing_page_url":"https://doi.org/10.1117/12.508015","pdf_url":null,"source":{"id":"https://openalex.org/S183492911","display_name":"Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE","issn_l":"0277-786X","issn":["0277-786X","1996-756X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310315543","host_organization_name":"SPIE","host_organization_lineage":["https://openalex.org/P4310315543"],"host_organization_lineage_names":["SPIE"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SPIE Proceedings","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025053754","display_name":"Prosenjit Mal","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Prosenjit Mal","raw_affiliation_strings":["Univ. of Cincinnati (United States)","University of Cincinnati UNITED STATES"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ. of Cincinnati (United States)","institution_ids":["https://openalex.org/I63135867"]},{"raw_affiliation_string":"University of Cincinnati UNITED STATES","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085839442","display_name":"Chris Hawk","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris Hawk","raw_affiliation_strings":["Univ. of Cincinnati (United States)","University of Cincinnati UNITED STATES"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ. of Cincinnati (United States)","institution_ids":["https://openalex.org/I63135867"]},{"raw_affiliation_string":"University of Cincinnati UNITED STATES","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047528318","display_name":"Kavita Toshniwal","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kavita Toshniwal","raw_affiliation_strings":["Univ. of Cincinnati (United States)","University of Cincinnati UNITED STATES"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ. of Cincinnati (United States)","institution_ids":["https://openalex.org/I63135867"]},{"raw_affiliation_string":"University of Cincinnati UNITED STATES","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036344518","display_name":"Fred R. Beyette","orcid":"https://orcid.org/0000-0001-8704-7810","observed_orcids":["https://orcid.org/0000-0001-8704-7810"]},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fred R. Beyette, Jr.","raw_affiliation_strings":["Univ. of Cincinnati (United States)","University of Cincinnati UNITED STATES"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ. of Cincinnati (United States)","institution_ids":["https://openalex.org/I63135867"]},{"raw_affiliation_string":"University of Cincinnati UNITED STATES","institution_ids":["https://openalex.org/I63135867"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I63135867"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11402359,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5202","issue":null,"first_page":"255","last_page":"255"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.163100004196167,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.163100004196167,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.12680000066757202,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10767","display_name":"Advanced Photonic Communication Systems","score":0.12449999898672104,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/optical-information-processing","display_name":"optical information processing","score":0.9710000157356262},{"id":"https://openalex.org/keywords/cmos-vlsi","display_name":"CMOS VLSI","score":0.7929999828338623},{"id":"https://openalex.org/keywords/reconfigurable-systems","display_name":"reconfigurable systems","score":0.871999979019165},{"id":"https://openalex.org/keywords/photonic-integrated-circuits","display_name":"photonic integrated circuits","score":0.5809999704360962},{"id":"https://openalex.org/keywords/hardware-prototyping","display_name":"hardware prototyping","score":0.5070000290870667}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8376601934432983},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7902094125747681},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.635057806968689},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6130107641220093},{"id":"https://openalex.org/C20788544","wikidata":"https://www.wikidata.org/wiki/Q467054","display_name":"Photonics","level":2,"score":0.6032408475875854},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5649286508560181},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4856030344963074},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4601801633834839},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4557882845401764},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4395826458930969},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36670470237731934},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.23092061281204224},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09618070721626282},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.06963005661964417},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1117/12.508015","doi":"https://doi.org/10.1117/12.508015","is_oa":false,"landing_page_url":"https://doi.org/10.1117/12.508015","pdf_url":null,"source":{"id":"https://openalex.org/S183492911","display_name":"Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE","issn_l":"0277-786X","issn":["0277-786X","1996-756X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310315543","host_organization_name":"SPIE","host_organization_lineage":["https://openalex.org/P4310315543"],"host_organization_lineage_names":["SPIE"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SPIE Proceedings","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.651199996471405,"id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1998757532","https://openalex.org/W2113897348","https://openalex.org/W1968951880","https://openalex.org/W2064975652","https://openalex.org/W1561971021","https://openalex.org/W1493349243","https://openalex.org/W7097737764","https://openalex.org/W2089930443","https://openalex.org/W2606969474","https://openalex.org/W2046743813"],"abstract_inverted_index":{"We":[0,31],"present":[1],"here":[2,33],"a":[3,7,16],"novel":[4],"architecture":[5,22,38],"for":[6,25],"multi-technology":[8],"field":[9],"programmabler":[10],"gate":[11],"array":[12],"(MT-FPGA).":[13],"Implemented":[14],"with":[15],"conventional":[17],"CMOS":[18],"VLSI":[19],"technology":[20],"the":[21,41,50],"is":[23],"suitable":[24],"prototyping":[26],"photonic":[27],"information":[28],"processing":[29],"systems.":[30],"report":[32],"that":[34,46],"this":[35],"new":[36],"FPGA":[37],"will":[39],"enable":[40],"design":[42],"of":[43],"reconfigurable":[44],"systems":[45],"incorporate":[47],"technologies":[48],"outside":[49],"traditional":[51],"electronic":[52],"domain.":[53]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2016-06-24T00:00:00"}