{"id":"https://openalex.org/W2011458367","doi":"https://doi.org/10.1109/isscc.2013.6487636","title":"Bandwidth and power management of glueless 8-socket SPARC T5 system","display_name":"Bandwidth and power management of glueless 8-socket SPARC T5 system","publication_year":2013,"publication_date":"2013-02-01","ids":{"openalex":"https://openalex.org/W2011458367","doi":"https://doi.org/10.1109/isscc.2013.6487636","mag":"2011458367"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2013.6487636","doi":"https://doi.org/10.1109/isscc.2013.6487636","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2013.6487636","pdf_url":null,"source":{"id":"https://openalex.org/S4210210374","display_name":"Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference","issn_l":"0193-6530","issn":["0193-6530","2376-8606"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113689090","display_name":"Venkatram Krishnaswamy","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"V. Krishnaswamy","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062027635","display_name":"Dawei Huang","orcid":"https://orcid.org/0000-0002-4496-2354","observed_orcids":["https://orcid.org/0000-0002-4496-2354"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dawei Huang","raw_affiliation_strings":["Oracle, San Diego, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle, San Diego, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048817904","display_name":"Sebastian Turullols","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Turullols","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054632012","display_name":"Jinuk Luke Shin","orcid":"https://orcid.org/0009-0005-2535-3237","observed_orcids":["https://orcid.org/0009-0005-2535-3237"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. L. Shin","raw_affiliation_strings":["Oracle, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oracle, Santa Clara, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7574,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.66666667,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"58","last_page":"59"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.975600004196167,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.975600004196167,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.023000000044703484,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"memory bandwidth","score":0.7630000114440918},{"id":"https://openalex.org/keywords/power-management","display_name":"power management","score":0.9829999804496765},{"id":"https://openalex.org/keywords/multi-core-processors","display_name":"multi-core processors","score":0.7379999756813049},{"id":"https://openalex.org/keywords/coherence-bandwidth","display_name":"coherence bandwidth","score":0.8059999942779541},{"id":"https://openalex.org/keywords/ddr3","display_name":"DDR3 memory","score":0.621999979019165},{"id":"https://openalex.org/keywords/thread-count","display_name":"thread count","score":0.5040000081062317}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.762308657169342},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.7114048600196838},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6082711815834045},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5833778977394104},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4870917797088623},{"id":"https://openalex.org/C59538626","wikidata":"https://www.wikidata.org/wiki/Q4854768","display_name":"Bandwidth management","level":3,"score":0.4833800196647644},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4788075089454651},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4583529829978943},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4331910014152527},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4248146116733551},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4142616391181946},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.41122448444366455},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3485710620880127},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3261626362800598},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.21315765380859375},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.17981842160224915},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08661958575248718}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2013.6487636","doi":"https://doi.org/10.1109/isscc.2013.6487636","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2013.6487636","pdf_url":null,"source":{"id":"https://openalex.org/S4210210374","display_name":"Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference","issn_l":"0193-6530","issn":["0193-6530","2376-8606"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2028702143","https://openalex.org/W2048328919","https://openalex.org/W2068643782","https://openalex.org/W2140480749","https://openalex.org/W2176101535","https://openalex.org/W3142757892","https://openalex.org/W6657672093","https://openalex.org/W6680451295"],"related_works":["https://openalex.org/W2158074071","https://openalex.org/W2052787948","https://openalex.org/W2561056591","https://openalex.org/W4239137313","https://openalex.org/W2161531947","https://openalex.org/W2545500460","https://openalex.org/W2545881902","https://openalex.org/W2053869719","https://openalex.org/W3142757892","https://openalex.org/W3216264835"],"abstract_inverted_index":{"Continuous":[0],"advancement":[1],"in":[2,90],"multicore":[3],"and":[4,12,18,67,112],"multi-threaded":[5],"design":[6],"requires":[7],"optimized":[8],"integration":[9],"of":[10,110],"hardware":[11],"software":[13],"to":[14,45,83,119],"address":[15,37],"increasing":[16],"bandwidth":[17,109,116],"power":[19],"management":[20],"challenges":[21],"for":[22],"high-end":[23],"system":[24,77,99],"designs.":[25],"The":[26,53,75,94],"next":[27],"generation":[28],"Oracle":[29],"T-series":[30,92],"systems":[31,41],"utilizing":[32],"the":[33,85],"SPARC":[34],"T5":[35,98],"processor":[36,54],"these":[38],"challenges.":[39],"These":[40],"scale":[42],"from":[43],"one":[44],"eight":[46],"sockets":[47],"using":[48],"a":[49],"1-hop":[50],"glueless":[51],"connection.":[52],"implements":[55],"16":[56],"8-threaded":[57],"cores,":[58],"an":[59,79],"8MB":[60],"L3":[61],"cache,":[62],"four":[63],"on-chip":[64,69],"memory":[65,102],"controllers":[66],"two":[68],"PCIE":[70],"Gen":[71,114],"3":[72,115],"interfaces":[73],"[1].":[74],"8-socket":[76,97],"comprises":[78],"unprecedented":[80],"1024":[81],"threads":[82],"deliver":[84,120],"highest":[86],"thread":[87],"count":[88],"ever":[89],"any":[91],"system.":[93],"fully":[95],"configured":[96],"supports":[100],"DDR3-1066-based":[101],"bandwidth,":[103],"which":[104],"reaches":[105],"over":[106],"2.9TB/s,":[107],"coherence":[108],"2+TB/s":[111],"PCI":[113],"with":[117],"256GB/s":[118],"5+TB/s":[121],"throughput":[122],"(Fig.":[123],"3.7.1).":[124]},"counts_by_year":[{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2}],"updated_date":"2026-10-30T12:39:25.321706","created_date":"2016-06-24T00:00:00"}