{"id":"https://openalex.org/W2010597126","doi":"https://doi.org/10.1109/iccis.2013.400","title":"An Algorithm Based on AVS Encoding on FPGA Multi-Core Pipeline","display_name":"An Algorithm Based on AVS Encoding on FPGA Multi-Core Pipeline","publication_year":2013,"publication_date":"2013-06-01","ids":{"openalex":"https://openalex.org/W2010597126","doi":"https://doi.org/10.1109/iccis.2013.400","mag":"2010597126"},"language":"en","primary_location":{"id":"doi:10.1109/iccis.2013.400","doi":"https://doi.org/10.1109/iccis.2013.400","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccis.2013.400","pdf_url":null,"source":{"id":"https://openalex.org/S4306419210","display_name":"International Conference on Computational and Information Sciences","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Computational and Information Sciences","raw_type":"proceedings-article"},"parent_works":[],"lineage":["https://openalex.org/W2010597126"],"child_works_count":0,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101858665","display_name":"Fang Ji","orcid":"https://orcid.org/0000-0001-9344-6893","observed_orcids":["https://orcid.org/0000-0001-9344-6893"]},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fang Ji","raw_affiliation_strings":["College of Computer Science and Technology, Beijing University of Technology, Beijing, China","College of Computer Science and Tech., Beijing Univ. of Tech., Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Computer Science and Technology, Beijing University of Technology, Beijing, China","institution_ids":["https://openalex.org/I37796252"]},{"raw_affiliation_string":"College of Computer Science and Tech., Beijing Univ. of Tech., Beijing, China","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102013817","display_name":"Xingyuan Li","orcid":"https://orcid.org/0000-0002-3837-3158","observed_orcids":["https://orcid.org/0000-0002-3837-3158"]},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xing-yuan Li","raw_affiliation_strings":["College of Software, Beijing University of Technology, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Software, Beijing University of Technology, Beijing, China","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111645460","display_name":"Chang-long Yang","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chang-long Yang","raw_affiliation_strings":["College of Software, Beijing University of Technology, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Software, Beijing University of Technology, Beijing, China","institution_ids":["https://openalex.org/I37796252"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I37796252"],"apc_list":null,"apc_paid":null,"fwci":0.9347,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.66582558,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"1521","last_page":"1524"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9223999977111816,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9223999977111816,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.053300000727176666,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.01549999974668026,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.6029999852180481},{"id":"https://openalex.org/keywords/multi-core-processors","display_name":"multi-core processors","score":0.8669999837875366},{"id":"https://openalex.org/keywords/group-of-pictures","display_name":"group of pictures","score":0.8690000176429749},{"id":"https://openalex.org/keywords/data-dependencies","display_name":"data dependencies","score":0.6140000224113464},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"hardware acceleration","score":0.4410000145435333},{"id":"https://openalex.org/keywords/speedup","display_name":"speedup","score":0.5109999775886536}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8419128656387329},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7820913791656494},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.7030055522918701},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6213948726654053},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6137204766273499},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5362389087677002},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.5094311833381653},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.46117129921913147},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.43979552388191223},{"id":"https://openalex.org/C2780365336","wikidata":"https://www.wikidata.org/wiki/Q25047934","display_name":"Single-core","level":2,"score":0.42745018005371094},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4222540557384491},{"id":"https://openalex.org/C19768560","wikidata":"https://www.wikidata.org/wiki/Q320727","display_name":"Dependency (UML)","level":2,"score":0.4102790355682373},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37889978289604187},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.378833144903183},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09334850311279297},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08254382014274597},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccis.2013.400","doi":"https://doi.org/10.1109/iccis.2013.400","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccis.2013.400","pdf_url":null,"source":{"id":"https://openalex.org/S4306419210","display_name":"International Conference on Computational and Information Sciences","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Computational and Information Sciences","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1490224021","https://openalex.org/W2124484873","https://openalex.org/W2126975412"],"related_works":["https://openalex.org/W2365036000","https://openalex.org/W2372493915","https://openalex.org/W2367777287","https://openalex.org/W2361834800","https://openalex.org/W2371017097","https://openalex.org/W1986455630","https://openalex.org/W2122772466","https://openalex.org/W2130017065","https://openalex.org/W1697393665","https://openalex.org/W1982607954"],"abstract_inverted_index":{"In":[0],"view":[1],"of":[2,16,24,32,71],"the":[3,6,17,21,25,30,33,59,69,90,96,105,111,114,119],"problem":[4],"that":[5,85,104],"AVS":[7,60],"encoding":[8,26],"architecture":[9],"on":[10,42,53,84,93,95],"multi-cores":[11],"have":[12],"a":[13,38,49,81],"high":[14],"level":[15],"intricacy,":[18],"according":[19],"to":[20,64],"data":[22,70],"dependency":[23],"modules,":[27],"combining":[28],"with":[29],"advantages":[31],"multi-core":[34],"system":[35,51,83,87,98],"in":[36],"FPGA,":[37],"parallel":[39,106],"algorithm":[40,91,107],"based":[41,52,92],"GOP":[43,94],"is":[44,117],"proposed.":[45],"This":[46],"article":[47,79],"built":[48,80],"single-core":[50,86],"XILINX":[54],"FPGA":[55],"first,":[56],"then":[57],"transplanted":[58],"reference":[61],"code":[62],"RM5.2":[63],"this":[65,72,78],"system,":[66],"and":[67,88,113],"achieved":[68,89],"single":[73],"core":[74],"system.":[75],"After":[76],"that,":[77],"three-core":[82],"embedded":[97],"structure.":[99],"The":[100],"experimental":[101],"results":[102],"show":[103],"can":[108],"effectively":[109],"improve":[110],"speedup":[112],"image":[115],"quality":[116],"almost":[118],"same.":[120]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-11-14T11:04:58.165337","created_date":"2016-06-24T00:00:00"}