{"id":"https://openalex.org/W2009961237","doi":"https://doi.org/10.1109/vlsi-sata.2015.7050461","title":"Hybrid CMOS-memristor based FPGA architecture","display_name":"Hybrid CMOS-memristor based FPGA architecture","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W2009961237","doi":"https://doi.org/10.1109/vlsi-sata.2015.7050461","mag":"2009961237"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-sata.2015.7050461","doi":"https://doi.org/10.1109/vlsi-sata.2015.7050461","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-sata.2015.7050461","pdf_url":null,"source":{"id":"https://openalex.org/S7407086218","display_name":"IEEE International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI-SATA)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025655948","display_name":"Madankumar Sampath","orcid":"https://orcid.org/0000-0002-1113-0738","observed_orcids":["https://orcid.org/0000-0002-1113-0738"]},"institutions":[{"id":"https://openalex.org/I4210148827","display_name":"Birla Institute of Technology and Science, Pilani - Goa Campus","ror":"https://ror.org/046sh6j17","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210148827","https://openalex.org/I74796645"]},{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Madankumar Sampath","raw_affiliation_strings":["Department of Electrical & Electronics/Instrumentation, BITS, Goa, India","Department of Electrical & Electronics/Instrumentation, BITS - Pilani K. K. Birla Goa Campus, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Electronics/Instrumentation, BITS, Goa, India","institution_ids":["https://openalex.org/I74796645"]},{"raw_affiliation_string":"Department of Electrical & Electronics/Instrumentation, BITS - Pilani K. K. Birla Goa Campus, India","institution_ids":["https://openalex.org/I4210148827","https://openalex.org/I74796645"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008225889","display_name":"Pravin S. Mane","orcid":"https://orcid.org/0000-0001-6529-6349","observed_orcids":["https://orcid.org/0000-0001-6529-6349"]},"institutions":[{"id":"https://openalex.org/I4210148827","display_name":"Birla Institute of Technology and Science, Pilani - Goa Campus","ror":"https://ror.org/046sh6j17","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210148827","https://openalex.org/I74796645"]},{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pravin S. Mane","raw_affiliation_strings":["Department of Electrical & Electronics/Instrumentation, BITS, Goa, India","Department of Electrical & Electronics/Instrumentation, BITS - Pilani K. K. Birla Goa Campus, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Electronics/Instrumentation, BITS, Goa, India","institution_ids":["https://openalex.org/I74796645"]},{"raw_affiliation_string":"Department of Electrical & Electronics/Instrumentation, BITS - Pilani K. K. Birla Goa Campus, India","institution_ids":["https://openalex.org/I4210148827","https://openalex.org/I74796645"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090858205","display_name":"C. K. Ramesha","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210148827","display_name":"Birla Institute of Technology and Science, Pilani - Goa Campus","ror":"https://ror.org/046sh6j17","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210148827","https://openalex.org/I74796645"]},{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"C. K. Ramesha","raw_affiliation_strings":["Department of Electrical & Electronics/Instrumentation, BITS, Goa, India","Department of Electrical & Electronics/Instrumentation, BITS - Pilani K. K. Birla Goa Campus, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Electronics/Instrumentation, BITS, Goa, India","institution_ids":["https://openalex.org/I74796645"]},{"raw_affiliation_string":"Department of Electrical & Electronics/Instrumentation, BITS - Pilani K. K. Birla Goa Campus, India","institution_ids":["https://openalex.org/I4210148827","https://openalex.org/I74796645"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8253,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.66166664,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":96},"biblio":{"volume":"466","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9429000020027161,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9429000020027161,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.04769999906420708,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.0010999999940395355,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristors","display_name":"memristors","score":0.8379999995231628},{"id":"https://openalex.org/keywords/fpga-architecture","display_name":"FPGA architecture","score":0.9110000133514404},{"id":"https://openalex.org/keywords/configurable-logic-blocks","display_name":"configurable logic blocks","score":0.9580000042915344},{"id":"https://openalex.org/keywords/routing-architecture","display_name":"routing architecture","score":0.6980000138282776},{"id":"https://openalex.org/keywords/static-power-consumption","display_name":"static power consumption","score":0.8629999756813049},{"id":"https://openalex.org/keywords/team-model","display_name":"team model","score":0.7149999737739563},{"id":"https://openalex.org/keywords/interconnect-design","display_name":"interconnect design","score":0.8159999847412109}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8320614099502563},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7082153558731079},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5753771662712097},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5577796697616577},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5175125598907471},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4694827198982239},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45507729053497314},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4421236515045166},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4292186200618744},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4203493297100067},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4190191328525543},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4059525430202484},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26211005449295044},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08174756169319153}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-sata.2015.7050461","doi":"https://doi.org/10.1109/vlsi-sata.2015.7050461","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-sata.2015.7050461","pdf_url":null,"source":{"id":"https://openalex.org/S7407086218","display_name":"IEEE International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI-SATA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4943999946117401,"id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W635336570","https://openalex.org/W1977850862","https://openalex.org/W2007898123","https://openalex.org/W2008901850","https://openalex.org/W2045009304","https://openalex.org/W2064455533","https://openalex.org/W2105011467","https://openalex.org/W2162651880","https://openalex.org/W2163031927","https://openalex.org/W2163105747","https://openalex.org/W2532521091","https://openalex.org/W2746924059","https://openalex.org/W4206262605"],"related_works":["https://openalex.org/W2042525997","https://openalex.org/W1492116267","https://openalex.org/W2325702311","https://openalex.org/W2790989313","https://openalex.org/W2141298934","https://openalex.org/W2418564214","https://openalex.org/W2295563809","https://openalex.org/W7098392558","https://openalex.org/W2526229483","https://openalex.org/W2279671972"],"abstract_inverted_index":{"It":[0],"is":[1,51,56,70,83,113,127,140],"understood":[2],"that":[3],"FPGAs":[4],"suffer":[5],"in":[6,27,48,61,88],"terms":[7],"of":[8,44,94,156],"area,":[9],"performance":[10],"and":[11,23,132,158],"power":[12,25,46,69,159],"consumption":[13,26,47],"relative":[14],"to":[15,37,104,130,134],"ASICs.":[16],"With":[17],"increasing":[18],"demand":[19],"for":[20],"greater":[21],"density":[22],"lower":[24],"memory":[28,77],"devices,":[29],"memristors":[30],"have":[31],"emerged":[32],"as":[33,54],"a":[34,75,95,106,153],"cutting-edge":[35],"alternative":[36],"transistor":[38],"based":[39,79,122,162],"circuitry.":[40],"The":[41,115],"basic":[42],"issue":[43],"static":[45,58],"routing":[49,138],"architecture":[50,112,139],"solved":[52],"here":[53],"there":[55],"no":[57,68],"current":[59],"flow":[60],"memristors;":[62],"they":[63],"hold":[64],"their":[65],"state":[66],"when":[67],"applied.":[71],"In":[72,90],"this":[73,148],"paper,":[74],"single":[76],"cell":[78],"on":[80,123],"hybrid":[81,107,124,149],"technology":[82,125],"designed":[84],"using":[85],"TEAM":[86],"model":[87],"memristors.":[89],"addition,":[91],"the":[92,137,141],"design":[93,121,131],"configurable":[96],"logic":[97],"block":[98],"(CLB),":[99],"which":[100,126],"can":[101],"be":[102],"used":[103],"fabricate":[105],"CMOS":[108],"-":[109],"Memristor":[110],"FPGA":[111],"explained.":[114],"paper":[116],"also":[117],"presents":[118],"an":[119],"Interconnect":[120],"very":[128],"easy":[129],"flexible":[133],"program.":[135],"As":[136],"most":[142],"important":[143],"factor":[144],"determining":[145],"system":[146],"speed,":[147],"interconnect":[150],"could":[151],"create":[152],"new":[154],"generation":[155],"fast":[157],"efficient":[160],"memristor":[161],"FPGAs.":[163]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2016,"cited_by_count":2}],"updated_date":"2026-10-29T09:56:32.521200","created_date":"2016-06-24T00:00:00"}