{"id":"https://openalex.org/W2008808459","doi":"https://doi.org/10.1109/icsap.2010.31","title":"Enhanced Performance of H.264 Using FPGA Coprocessors in Video Surveillance","display_name":"Enhanced Performance of H.264 Using FPGA Coprocessors in Video Surveillance","publication_year":2010,"publication_date":"2010-02-01","ids":{"openalex":"https://openalex.org/W2008808459","doi":"https://doi.org/10.1109/icsap.2010.31","mag":"2008808459"},"language":"en","primary_location":{"id":"doi:10.1109/icsap.2010.31","doi":"https://doi.org/10.1109/icsap.2010.31","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsap.2010.31","pdf_url":null,"source":{"id":"https://openalex.org/S4306419820","display_name":"International Conference on Signal Acquisition and Processing","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Signal Acquisition and Processing","raw_type":"proceedings-article"},"parent_works":[],"lineage":["https://openalex.org/W2008808459"],"child_works_count":0,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101504201","display_name":"P. Nirmalkumar","orcid":"https://orcid.org/0000-0003-1564-7897","observed_orcids":["https://orcid.org/0000-0003-1564-7897"]},"institutions":[{"id":"https://openalex.org/I33585257","display_name":"Anna University, Chennai","ror":"https://ror.org/01qhf1r47","country_code":"IN","type":"education","lineage":["https://openalex.org/I33585257"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P. NirmalKumar","raw_affiliation_strings":["Dept. of Electronics and Comm Engg., Anna University, Chennai"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronics and Comm Engg., Anna University, Chennai","institution_ids":["https://openalex.org/I33585257"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017167432","display_name":"E. MuraliKrishnan","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"E. MuraliKrishnan","raw_affiliation_strings":["Dept. of Electronics and Instr Engg., Anand Institute of HigherTechnology, Chennai"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronics and Instr Engg., Anand Institute of HigherTechnology, Chennai","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004837978","display_name":"E. Gangadharan","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"E. Gangadharan","raw_affiliation_strings":["Dept. of Electronics and Comm Engg., Anand Institute of Higher Technology, Chennai"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronics and Comm Engg., Anand Institute of Higher Technology, Chennai","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0986,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.70750931,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"157","last_page":"161"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9771000146865845,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9771000146865845,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.020600000396370888,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.00139999995008111,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/h-264","display_name":"H.264/AVC","score":0.9649999737739563},{"id":"https://openalex.org/keywords/fpga-coprocessor","display_name":"FPGA coprocessor","score":0.8579999804496765},{"id":"https://openalex.org/keywords/video-surveillance","display_name":"video surveillance","score":0.8040000200271606},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"hardware acceleration","score":0.7279999852180481},{"id":"https://openalex.org/keywords/motion-estimation","display_name":"motion estimation","score":0.7649999856948853},{"id":"https://openalex.org/keywords/motion-compensation","display_name":"motion compensation","score":0.9850000143051147},{"id":"https://openalex.org/keywords/video-compression","display_name":"video compression","score":0.6389999985694885},{"id":"https://openalex.org/keywords/high-definition-video","display_name":"high-definition video","score":0.6549999713897705},{"id":"https://openalex.org/keywords/hardware-software-co-design","display_name":"hardware-software co-design","score":0.5230000019073486}],"concepts":[{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.8981925249099731},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.835960865020752},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.758007287979126},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6600379943847656},{"id":"https://openalex.org/C161765866","wikidata":"https://www.wikidata.org/wiki/Q184748","display_name":"Codec","level":2,"score":0.616449773311615},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6119741201400757},{"id":"https://openalex.org/C65483669","wikidata":"https://www.wikidata.org/wiki/Q3536669","display_name":"Video processing","level":2,"score":0.6119541525840759},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.478786826133728},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.4744361937046051},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.45344194769859314},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.45168453454971313},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.447086364030838},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.44569799304008484},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1399002969264984}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icsap.2010.31","doi":"https://doi.org/10.1109/icsap.2010.31","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsap.2010.31","pdf_url":null,"source":{"id":"https://openalex.org/S4306419820","display_name":"International Conference on Signal Acquisition and Processing","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Signal Acquisition and Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5378999710083008,"id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1972238534","https://openalex.org/W2098239656","https://openalex.org/W2106219841","https://openalex.org/W2139401549","https://openalex.org/W2140199336","https://openalex.org/W2150103939","https://openalex.org/W2488097972"],"related_works":["https://openalex.org/W1986455630","https://openalex.org/W2370675588","https://openalex.org/W421742223","https://openalex.org/W7095732583","https://openalex.org/W1133740593","https://openalex.org/W99140607","https://openalex.org/W2390273946","https://openalex.org/W6999742373","https://openalex.org/W2118489580","https://openalex.org/W2116293624"],"abstract_inverted_index":{"As":[0],"video":[1,25,88],"and":[2,58,66,111,120,135],"image":[3],"processing":[4,107,160],"design":[5,74],"challenges":[6],"becoming":[7],"more":[8,158],"complex,":[9],"FPGA":[10,80,98,155],"based":[11],"coprocessors":[12],"are":[13],"required":[14,33],"to":[15,94,122],"boost":[16],"overall":[17],"DSP":[18,76,133,164],"performance.":[19],"For":[20],"a":[21,45,60,72,132],"High":[22],"Definition":[23],"(HD)":[24],"compression":[26],"standard":[27,43],"like":[28,143],"H.264/AVC,":[29],"the":[30,52,84,97,102,163],"computational":[31,56],"performance":[32],"has":[34],"outstripped":[35],"what":[36],"standalone":[37],"DSPs":[38],"can":[39],"provide.":[40],"This":[41,69],"H.264/AVC":[42,85,142],"achieves":[44],"significant":[46],"improvement":[47],"in":[48,87,104,154],"coding":[49],"efficiency":[50],"at":[51],"cost":[53],"of":[54,106,114,141,151,162],"increased":[55],"complexity":[57],"creates":[59],"big":[61],"challenge":[62],"for":[63,83,96],"efficient":[64],"hardware":[65,77,152],"software":[67],"executions.":[68],"paper":[70],"implements":[71],"novel":[73],"combining":[75],"platform":[78],"with":[79],"coprocessor":[81,99,129],"architecture":[82],"codec":[86],"surveillance":[89],"environments.":[90],"The":[91],"main":[92],"motivation":[93],"go":[95],"approach":[100],"was":[101],"scalability":[103],"terms":[105],"power,":[108],"cycle":[109],"count,":[110],"better":[112],"control":[113],"logic":[115],"implementation,":[116],"high":[117],"frame":[118],"rates":[119],"enhancement":[121],"support":[123],"HD":[124],"resolution.":[125],"A":[126],"properly":[127],"architected":[128],"system":[130],"off-loads":[131],"processor":[134],"efficiently":[136],"executes":[137],"computationally":[138],"intensive":[139],"blocks":[140],"motion":[144,146],"estimation,":[145],"compensation":[147],"modules":[148],"as":[149],"part":[150],"acceleration":[153],"freeing":[156],"up":[157],"valuable":[159],"power":[161],"system.":[165]},"counts_by_year":[{"year":2012,"cited_by_count":2}],"updated_date":"2026-11-14T11:04:58.165337","created_date":"2016-06-24T00:00:00"}