{"id":"https://openalex.org/W2008468985","doi":"https://doi.org/10.1145/800260.809038","title":"Computer-aided logic design on the TX-2 computer","display_name":"Computer-aided logic design on the TX-2 computer","publication_year":1969,"publication_date":"1969-01-01","ids":{"openalex":"https://openalex.org/W2008468985","doi":"https://doi.org/10.1145/800260.809038","mag":"2008468985"},"language":"en","primary_location":{"id":"doi:10.1145/800260.809038","doi":"https://doi.org/10.1145/800260.809038","is_oa":false,"landing_page_url":"https://doi.org/10.1145/800260.809038","pdf_url":null,"source":{"id":"https://openalex.org/S4210231368","display_name":"ACM/IEEE Design Automation Conference (DAC)","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th annual conference on Design Automation - DAC '69","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088021110","display_name":"G.D. Hornbuckle","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. D. Hornbuckle","raw_affiliation_strings":[""],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061068943","display_name":"E. L. Thomas","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"E. L. Thomas","raw_affiliation_strings":[""],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029501314","display_name":"Richard N. Spann","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. N. Spann","raw_affiliation_strings":[""],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007731900","display_name":"Richard J. Diephuis","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. J. Diephuis","raw_affiliation_strings":[""],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.4104,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.87104072,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"357","last_page":"369"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.0007999999797903001,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10481","display_name":"Computer Graphics and Visualization Techniques","score":0.0006000000284984708,"subfield":{"id":"https://openalex.org/subfields/1704","display_name":"Computer Graphics and Computer-Aided Design"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-circuit-design","display_name":"logic circuit design","score":0.7549999952316284},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"logic simulation","score":0.765999972820282},{"id":"https://openalex.org/keywords/test-case-generation","display_name":"test case generation","score":0.8980000019073486},{"id":"https://openalex.org/keywords/logic-diagrams","display_name":"logic diagrams","score":0.7250000238418579},{"id":"https://openalex.org/keywords/freehand-drawing","display_name":"freehand drawing","score":0.753000020980835},{"id":"https://openalex.org/keywords/oscilloscope","display_name":"oscilloscope","score":0.5989999771118164}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7852407693862915},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5890165567398071},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5667563080787659},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.5168631672859192},{"id":"https://openalex.org/C184026988","wikidata":"https://www.wikidata.org/wiki/Q174320","display_name":"Oscilloscope","level":3,"score":0.5069987773895264},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.49945664405822754},{"id":"https://openalex.org/C188434589","wikidata":"https://www.wikidata.org/wiki/Q1478762","display_name":"Logic analyzer","level":3,"score":0.49015650153160095},{"id":"https://openalex.org/C56666940","wikidata":"https://www.wikidata.org/wiki/Q788790","display_name":"Documentation","level":2,"score":0.47972479462623596},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.4714052677154541},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.465829074382782},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.463078111410141},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.45698288083076477},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.45357760787010193},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4055878520011902},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34714365005493164},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.2722916603088379},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12791043519973755},{"id":"https://openalex.org/C158007255","wikidata":"https://www.wikidata.org/wiki/Q1055222","display_name":"Spectrum analyzer","level":2,"score":0.0},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/800260.809038","doi":"https://doi.org/10.1145/800260.809038","is_oa":false,"landing_page_url":"https://doi.org/10.1145/800260.809038","pdf_url":null,"source":{"id":"https://openalex.org/S4210231368","display_name":"ACM/IEEE Design Automation Conference (DAC)","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 6th annual conference on Design Automation - DAC '69","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W54888571","https://openalex.org/W2111994103","https://openalex.org/W2121737017"],"related_works":["https://openalex.org/W3023222523","https://openalex.org/W2039294462","https://openalex.org/W2135489710","https://openalex.org/W2093894057","https://openalex.org/W2110348215","https://openalex.org/W3190279396","https://openalex.org/W2021066024","https://openalex.org/W2031059529","https://openalex.org/W2026716299","https://openalex.org/W2473082491"],"abstract_inverted_index":{"A":[0,89],"set":[1],"of":[2,15,72,81],"programs":[3],"has":[4],"been":[5],"developed":[6],"to":[7,55],"aid":[8],"in":[9],"the":[10],"design,":[11],"testing,":[12],"and":[13,58,70,85,96],"documenting":[14],"logic":[16,22,27,56],"circuits.":[17],"The":[18],"user":[19],"can":[20,31,51],"input":[21,40,54,87,95],"descriptions":[23,35],"by":[24,66],"freehand":[25],"sketching":[26],"diagrams,":[28],"or":[29],"he":[30],"enter":[32],"gate":[33],"connectivity":[34],"via":[36],"a":[37,75,82],"keyboard.":[38],"Both":[39],"forms":[41],"are":[42],"then":[43],"transformed":[44],"into":[45],"an":[46,86],"internal":[47],"data":[48],"structure":[49],"which":[50,79],"serve":[52],"as":[53],"simulation":[57],"test":[59],"generation":[60],"programs.":[61],"Good":[62],"documentation":[63],"is":[64,91],"encouraged":[65],"permitting":[67],"easy":[68],"editing":[69],"updating":[71],"drawings":[73],"with":[74],"TX-2":[76],"graphics":[77],"console":[78],"consists":[80],"conventional":[83],"oscilloscope":[84],"tablet.":[88],"Lincolnwriter":[90],"available":[92],"for":[93],"typed":[94],"output.":[97]},"counts_by_year":[],"updated_date":"2026-10-26T11:51:55.731654","created_date":"2016-06-24T00:00:00"}