{"id":"https://openalex.org/W2007372713","doi":"https://doi.org/10.1016/j.micpro.2006.02.017","title":"An improved algorithm for assessing the overall quantisation error in FPGA based CORDIC systems computing a vector magnitude","display_name":"An improved algorithm for assessing the overall quantisation error in FPGA based CORDIC systems computing a vector magnitude","publication_year":2006,"publication_date":"2006-03-10","ids":{"openalex":"https://openalex.org/W2007372713","doi":"https://doi.org/10.1016/j.micpro.2006.02.017","mag":"2007372713"},"language":"en","primary_location":{"id":"doi:10.1016/j.micpro.2006.02.017","doi":"https://doi.org/10.1016/j.micpro.2006.02.017","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.micpro.2006.02.017","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-b","jufo-1","poland-40","russia-white-list-2"],"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081334864","display_name":"S.W. Alexander","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"S.W. Alexander","raw_affiliation_strings":["Institute for System Level Integration, Alba Centre, Alba Campus, Livingston, Scotland, UK","Institute for System Level Integration, Alba Centre, Alba Campus, Livingston, Scotland, UK#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for System Level Integration, Alba Centre, Alba Campus, Livingston, Scotland, UK","institution_ids":[]},{"raw_affiliation_string":"Institute for System Level Integration, Alba Centre, Alba Campus, Livingston, Scotland, UK#TAB#","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072413596","display_name":"E. Pfann","orcid":"https://orcid.org/0000-0002-0109-7217","observed_orcids":["https://orcid.org/0000-0002-0109-7217"]},"institutions":[{"id":"https://openalex.org/I181647926","display_name":"University of Strathclyde","ror":"https://ror.org/00n3w3b69","country_code":"GB","type":"education","lineage":["https://openalex.org/I181647926"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"E. Pfann","raw_affiliation_strings":["EEE Department, Strathclyde University, Royal College, 204 George Street, Glasgow, Scotland, UK","EEE Department, Strathclyde University, Royal College, 204 George Street, Glasgow, Scotland, UK#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EEE Department, Strathclyde University, Royal College, 204 George Street, Glasgow, Scotland, UK","institution_ids":["https://openalex.org/I181647926"]},{"raw_affiliation_string":"EEE Department, Strathclyde University, Royal College, 204 George Street, Glasgow, Scotland, UK#TAB#","institution_ids":["https://openalex.org/I181647926"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001269720","display_name":"Robert W Stewart","orcid":"https://orcid.org/0000-0002-7779-8597","observed_orcids":["https://orcid.org/0000-0002-7779-8597"]},"institutions":[{"id":"https://openalex.org/I181647926","display_name":"University of Strathclyde","ror":"https://ror.org/00n3w3b69","country_code":"GB","type":"education","lineage":["https://openalex.org/I181647926"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"R.W. Stewart","raw_affiliation_strings":["EEE Department, Strathclyde University, Royal College, 204 George Street, Glasgow, Scotland, UK","EEE Department, Strathclyde University, Royal College, 204 George Street, Glasgow, Scotland, UK#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EEE Department, Strathclyde University, Royal College, 204 George Street, Glasgow, Scotland, UK","institution_ids":["https://openalex.org/I181647926"]},{"raw_affiliation_string":"EEE Department, Strathclyde University, Royal College, 204 George Street, Glasgow, Scotland, UK#TAB#","institution_ids":["https://openalex.org/I181647926"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5081334864"],"corresponding_institution_ids":[],"apc_list":{"value":2290,"currency":"USD","value_usd":2290},"apc_paid":null,"fwci":0.7204,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67025794,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"31","issue":"2","first_page":"87","last_page":"93"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cordic-algorithm","display_name":"CORDIC algorithm","score":0.9980000257492065},{"id":"https://openalex.org/keywords/quantization-error","display_name":"quantization error","score":0.8040000200271606},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.9240000247955322},{"id":"https://openalex.org/keywords/digital-signal-processing-hardware","display_name":"digital signal processing hardware","score":0.5189999938011169},{"id":"https://openalex.org/keywords/architecture-optimization","display_name":"architecture optimization","score":0.3499999940395355},{"id":"https://openalex.org/keywords/fpga-resource-utilization","display_name":"FPGA resource utilization","score":0.6000000238418579}],"concepts":[{"id":"https://openalex.org/C58870171","wikidata":"https://www.wikidata.org/wiki/Q116076","display_name":"CORDIC","level":3,"score":0.9835575819015503},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7407296895980835},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7261999845504761},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5600270628929138},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5314117074012756},{"id":"https://openalex.org/C74050887","wikidata":"https://www.wikidata.org/wiki/Q848368","display_name":"Rotation (mathematics)","level":2,"score":0.42869091033935547},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34016168117523193},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.33195650577545166},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.211690753698349},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.15096664428710938},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.112830251455307}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/j.micpro.2006.02.017","doi":"https://doi.org/10.1016/j.micpro.2006.02.017","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.micpro.2006.02.017","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-b","jufo-1","poland-40","russia-white-list-2"],"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1985956780","https://openalex.org/W2044829853","https://openalex.org/W2102577205","https://openalex.org/W2115452265","https://openalex.org/W6635346726"],"related_works":["https://openalex.org/W4385969817","https://openalex.org/W2362484578","https://openalex.org/W2102577205","https://openalex.org/W2990145583","https://openalex.org/W2101396063","https://openalex.org/W2390576575","https://openalex.org/W2502607105","https://openalex.org/W1515260027","https://openalex.org/W1810900124","https://openalex.org/W2382123424"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-09-22T06:50:58.402377","created_date":"2016-06-24T00:00:00"}