{"id":"https://openalex.org/W2007239526","doi":"https://doi.org/10.1109/vlsic.2007.4342696","title":"An Optimal Supply Voltage Determiner Circuit for Minimum Energy Operations","display_name":"An Optimal Supply Voltage Determiner Circuit for Minimum Energy Operations","publication_year":2007,"publication_date":"2007-06-01","ids":{"openalex":"https://openalex.org/W2007239526","doi":"https://doi.org/10.1109/vlsic.2007.4342696","mag":"2007239526"},"language":"en","primary_location":{"id":"doi:10.1109/vlsic.2007.4342696","doi":"https://doi.org/10.1109/vlsic.2007.4342696","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2007.4342696","pdf_url":null,"source":{"id":"https://openalex.org/S4393918263","display_name":"Symposium on VLSI Circuits","issn_l":"2166-9600","issn":["2166-9600"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Symposium on VLSI Circuits","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089250470","display_name":"Yoshifumi Ikenaga","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshifumi Ikenaga","raw_affiliation_strings":["Kanagawa 2, System Devices Research Laboratories, Sagamihara, Kanagawa, Japan","NEC Corp., Kanagawa"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kanagawa 2, System Devices Research Laboratories, Sagamihara, Kanagawa, Japan","institution_ids":[]},{"raw_affiliation_string":"NEC Corp., Kanagawa","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Masahiro Nomura","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Nomura","raw_affiliation_strings":["System Devices Research Laboratories, Sagamihara, Kanagawa, Japan","NEC Corp., Kanagawa"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System Devices Research Laboratories, Sagamihara, Kanagawa, Japan","institution_ids":[]},{"raw_affiliation_string":"NEC Corp., Kanagawa","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102163060","display_name":"Yoetsu Nakazawa","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoetsu Nakazawa","raw_affiliation_strings":["R&D Support Center, NEC Corporation Limited, Sagamihara, Kanagawa, Japan","System Devices Research Laboratories, 1120, Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan; R&D Support Center, NEC Corporation, 1120, Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"R&D Support Center, NEC Corporation Limited, Sagamihara, Kanagawa, Japan","institution_ids":["https://openalex.org/I118347220"]},{"raw_affiliation_string":"System Devices Research Laboratories, 1120, Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan; R&D Support Center, NEC Corporation, 1120, Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101027749","display_name":"Yasuhiko Hagihara","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yasuhiko Hagihara","raw_affiliation_strings":["System Devices Research Laboratories, Sagamihara, Kanagawa, Japan","System Devices Research Laboratories, 1120, Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System Devices Research Laboratories, Sagamihara, Kanagawa, Japan","institution_ids":[]},{"raw_affiliation_string":"System Devices Research Laboratories, 1120, Shimokuzawa, Sagamihara, Kanagawa 229-1198, Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.008,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67458196,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":"107","issue":"195","first_page":"156","last_page":"157"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/energy-minimization","display_name":"energy minimization","score":0.6200000047683716},{"id":"https://openalex.org/keywords/leakage-power","display_name":"leakage power","score":0.718999981880188},{"id":"https://openalex.org/keywords/power-delay-tradeoff","display_name":"power-delay tradeoff","score":0.7170000076293945},{"id":"https://openalex.org/keywords/voltage-scaling","display_name":"voltage scaling","score":0.4000000059604645},{"id":"https://openalex.org/keywords/power-gating","display_name":"power gating","score":0.796999990940094},{"id":"https://openalex.org/keywords/dynamic-voltage-and-frequency-scaling","display_name":"dynamic voltage and frequency scaling","score":0.9610000252723694},{"id":"https://openalex.org/keywords/90-nm-cmos","display_name":"90 nm CMOS","score":0.8640000224113464},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.6890000104904175}],"concepts":[{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.52411949634552},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.49709179997444153},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4680694341659546},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4558919072151184},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4543610215187073},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.43626925349235535},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42299777269363403},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34854745864868164},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.26235121488571167},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.24398812651634216},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2310607135295868},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.15067338943481445},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.09255504608154297}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsic.2007.4342696","doi":"https://doi.org/10.1109/vlsic.2007.4342696","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsic.2007.4342696","pdf_url":null,"source":{"id":"https://openalex.org/S4393918263","display_name":"Symposium on VLSI Circuits","issn_l":"2166-9600","issn":["2166-9600"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Symposium on VLSI Circuits","raw_type":"proceedings-article"},{"id":"mag:2914727444","doi":null,"is_oa":false,"landing_page_url":"https://www.ieice.org/ken/paper/200708231AX1/eng/","pdf_url":null,"source":{"id":"https://openalex.org/S4306512848","display_name":"IEICE Technical Report; IEICE Tech. Rep.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"IEICE Technical Report; IEICE Tech. Rep.","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5690000057220459,"id":"https://metadata.un.org/sdg/7"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2017216250"],"related_works":["https://openalex.org/W2140784785","https://openalex.org/W2098218726","https://openalex.org/W7070219427","https://openalex.org/W7060859532","https://openalex.org/W1546000100","https://openalex.org/W7097679707","https://openalex.org/W2130914360","https://openalex.org/W2149009819","https://openalex.org/W2099760741","https://openalex.org/W2773236017"],"abstract_inverted_index":{"We":[0],"have":[1],"developed":[2],"a":[3,33,44],"circuit":[4,16,52],"for":[5],"determining":[6],"an":[7,75],"optimal":[8],"supply":[9],"voltage,":[10],"VOPTfor":[11],"which":[12],"energy":[13,60,76],"consumption":[14,37],"in":[15,21,74],"operations":[17],"will":[18],"be":[19],"minimized":[20],"devices":[22],"suffering":[23],"from":[24],"high-leakage.":[25],"This":[26],"VOPTis":[27],"determined":[28],"on":[29],"the":[30,50],"basis":[31],"of":[32,57,78,90],"trade-off":[34],"between":[35],"power":[36,64],"and":[38,69],"delay":[39],"time.":[40],"Experimental":[41],"results":[42,73],"with":[43,63,83],"90-nm":[45],"CMOS":[46],"device":[47],"indicate":[48],"that":[49,81],"proposed":[51],"successfully":[53],"determines":[54],"VOPTwithin":[55],"3%":[56],"actual":[58],"minimum":[59],"consumption.":[61],"VOPToperations":[62],"gating":[65],"at":[66,86],"40":[67],"MHz,":[68],"where":[70],"VDD=0.67":[71],"V,":[72],"reduction":[77],"52.8%":[79],"over":[80],"achieved":[82],"DVFS":[84],"alone":[85],"5":[87],"MHz":[88],"(1/20":[89],"maximum":[91],"operational":[92],"frequency).":[93]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-10-30T12:39:25.321706","created_date":"2016-06-24T00:00:00"}