{"id":"https://openalex.org/W2007118784","doi":"https://doi.org/10.1109/tns.2013.2292816","title":"System Design Framework and Methodology for Xilinx Virtex FPGA Configuration Scrubbers","display_name":"System Design Framework and Methodology for Xilinx Virtex FPGA Configuration Scrubbers","publication_year":2014,"publication_date":"2014-01-30","ids":{"openalex":"https://openalex.org/W2007118784","doi":"https://doi.org/10.1109/tns.2013.2292816","mag":"2007118784"},"language":"en","primary_location":{"id":"doi:10.1109/tns.2013.2292816","doi":"https://doi.org/10.1109/tns.2013.2292816","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tns.2013.2292816","pdf_url":null,"source":{"id":"https://openalex.org/S14279044","display_name":"IEEE Transactions on Nuclear Science","issn_l":"0018-9499","issn":["0018-9499","1558-1578"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["anvur-scientific","cwts-core","dongbi-b","jufo-1","norway-1","poland-70","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Nuclear Science","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028453355","display_name":"I. Herrera-Alzu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"I. Herrera-Alzu","raw_affiliation_strings":["Department of Electronics Engineering, E.T.S.I. Telecomunicaci\u00f3n, Universidad Polit\u00e9cnica de Madrid, Madrid, Spain","Dept. of Electron. Eng., Univ. Politec. de Madrid, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, E.T.S.I. Telecomunicaci\u00f3n, Universidad Polit\u00e9cnica de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Univ. Politec. de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045572211","display_name":"Marisa L\u00f3pez\u2010Vallejo","orcid":"https://orcid.org/0000-0002-3833-524X","observed_orcids":["https://orcid.org/0000-0002-3833-524X"]},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M. Lopez-Vallejo","raw_affiliation_strings":["Department of Electronics Engineering, E.T.S.I. Telecomunicaci\u00f3n, Universidad Polit\u00e9cnica de Madrid, Madrid, Spain","Dept. of Electron. Eng., Univ. Politec. de Madrid, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, E.T.S.I. Telecomunicaci\u00f3n, Universidad Polit\u00e9cnica de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Univ. Politec. de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I88060688"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":1.4594,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.82377433,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":98},"biblio":{"volume":"61","issue":"1","first_page":"619","last_page":"629"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/radiation-hardened-fpga","display_name":"radiation-hardened FPGA","score":0.6970000267028809},{"id":"https://openalex.org/keywords/sram-based-fpgas","display_name":"SRAM-based FPGAs","score":0.8209999799728394},{"id":"https://openalex.org/keywords/ionizing-radiation","display_name":"ionizing radiation","score":0.7049999833106995},{"id":"https://openalex.org/keywords/systemc-modeling","display_name":"SystemC modeling","score":0.9549999833106995},{"id":"https://openalex.org/keywords/fault-injection","display_name":"fault injection","score":0.796999990940094},{"id":"https://openalex.org/keywords/jtag","display_name":"JTAG","score":0.9229999780654907},{"id":"https://openalex.org/keywords/fault-detection","display_name":"fault detection","score":0.6449999809265137},{"id":"https://openalex.org/keywords/xilinx-virtex","display_name":"Xilinx Virtex","score":0.8960000276565552}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8504905700683594},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.7100608348846436},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5343154668807983},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45243149995803833}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tns.2013.2292816","doi":"https://doi.org/10.1109/tns.2013.2292816","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tns.2013.2292816","pdf_url":null,"source":{"id":"https://openalex.org/S14279044","display_name":"IEEE Transactions on Nuclear Science","issn_l":"0018-9499","issn":["0018-9499","1558-1578"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["anvur-scientific","cwts-core","dongbi-b","jufo-1","norway-1","poland-70","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Nuclear Science","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1509229256","https://openalex.org/W1892111635","https://openalex.org/W1976834654","https://openalex.org/W2041252144","https://openalex.org/W2062623691","https://openalex.org/W2075317584","https://openalex.org/W2095595785","https://openalex.org/W2099479238","https://openalex.org/W2122512228","https://openalex.org/W2126864610","https://openalex.org/W2143105503","https://openalex.org/W2153066308","https://openalex.org/W2157617499","https://openalex.org/W2170936907","https://openalex.org/W2171823768","https://openalex.org/W2182835826","https://openalex.org/W2786723279","https://openalex.org/W3150987667","https://openalex.org/W6685743252"],"related_works":["https://openalex.org/W1976834654","https://openalex.org/W2404309100","https://openalex.org/W41197278","https://openalex.org/W2559957313","https://openalex.org/W2980223689","https://openalex.org/W142539823","https://openalex.org/W3144951481","https://openalex.org/W2099760530","https://openalex.org/W2047797144","https://openalex.org/W2337705331"],"abstract_inverted_index":{"SRAM-based":[0],"FPGAs,":[1],"like":[2],"Xilinx":[3],"Virtex":[4],"series,":[5],"are":[6],"susceptible":[7],"to":[8,18,35,130],"ionizing":[9],"radiation":[10,23],"and":[11,44,62,73,84,102,107,118],"require":[12],"configuration":[13,39,86],"memory":[14],"scrubbing":[15,26,82],"in":[16,21,51,128],"order":[17],"be":[19],"used":[20],"harsh":[22],"environments.":[24],"The":[25,54,78,97],"is":[27,49,56],"typically":[28],"performed":[29],"by":[30],"a":[31,64,67,74],"scrubber":[32,125],"device":[33],"external":[34],"the":[36,85,115,120,124],"FPGA":[37,71],"(via":[38],"ports).":[40],"A":[41],"design":[42,126],"framework":[43,55,79,117],"methodology":[45],"for":[46],"such":[47],"scrubbers":[48],"described":[50],"this":[52],"paper.":[53],"based":[57],"on":[58],"SystemC":[59],"modeling":[60],"language":[61],"includes":[63],"Scrubber":[65],"Model,":[66,69],"Supervisor":[68],"an":[70],"Model":[72],"Fault":[75],"Injector":[76],"Model.":[77],"allows":[80],"simulating":[81],"algorithms":[83],"links":[87],"at":[88],"frame":[89,106],"level":[90],"or":[91,95],"physical":[92],"levels":[93],"(SelectMAP":[94],"JTAG).":[96],"designer":[98,121],"can":[99,122],"define":[100],"scrub":[101],"fault":[103,108,110],"injection":[104],"rates,":[105],"lists,":[109],"detection":[111],"methods,":[112],"etc.":[113],"With":[114],"proposed":[116],"methodology,":[119],"explore":[123],"space":[127],"advance":[129],"any":[131],"hardware":[132],"implementation.":[133]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2016-06-24T00:00:00"}