{"id":"https://openalex.org/W2005686702","doi":"https://doi.org/10.1109/dft.2011.21","title":"A Schematic-Based Extraction Methodology for Dislocation Defects in Analog/Mixed-Signal Devices","display_name":"A Schematic-Based Extraction Methodology for Dislocation Defects in Analog/Mixed-Signal Devices","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2005686702","doi":"https://doi.org/10.1109/dft.2011.21","mag":"2005686702"},"language":"en","primary_location":{"id":"doi:10.1109/dft.2011.21","doi":"https://doi.org/10.1109/dft.2011.21","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2011.21","pdf_url":null,"source":{"id":"https://openalex.org/S4210201526","display_name":"Proceedings","issn_l":"1550-5774","issn":["1550-5774","2377-7966"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013033216","display_name":"Nivesh Rai","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Nivesh Rai","raw_affiliation_strings":["Computer Engineering Department, Delft University of Technnology, Delft, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Delft University of Technnology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059214704","display_name":"H. Hashempour","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Hamidreza Hashempour","raw_affiliation_strings":["Central Research and Development, Tools & Flow Solutions, NXP Semiconductors, Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Central Research and Development, Tools & Flow Solutions, NXP Semiconductors, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113550789","display_name":"Yizi Xing","orcid":"https://orcid.org/0000-0003-4445-5261","observed_orcids":["https://orcid.org/0000-0003-4445-5261"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yizi Xing","raw_affiliation_strings":["BL Automotive AMS, NXP Semiconductors, Nijmegen, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"BL Automotive AMS, NXP Semiconductors, Nijmegen, Netherlands","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013997501","display_name":"Bram Kruseman","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Bram Kruseman","raw_affiliation_strings":["Central Research and Development, Tools & Flow Solutions, NXP Semiconductors, Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Central Research and Development, Tools & Flow Solutions, NXP Semiconductors, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005739146","display_name":"Said Hamdioui","orcid":"https://orcid.org/0000-0002-8961-0387","observed_orcids":["https://orcid.org/0000-0002-8961-0387"]},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Said Hamdioui","raw_affiliation_strings":["Computer Engineering Department, Delft University-\u00e1of-\u00e1Technology, Delft, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Delft University-\u00e1of-\u00e1Technology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.06917023,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"139","last_page":"145"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.5659000277519226,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.5659000277519226,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.40700000524520874,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.007300000172108412,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dislocations","display_name":"dislocations","score":0.9800000190734863},{"id":"https://openalex.org/keywords/defect-extraction","display_name":"defect extraction","score":0.8629999756813049}],"concepts":[{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.9030115604400635},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7878552675247192},{"id":"https://openalex.org/C159122135","wikidata":"https://www.wikidata.org/wiki/Q737571","display_name":"Dislocation","level":2,"score":0.6170291304588318},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5013597011566162},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5013468265533447},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.48571357131004333},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.44694751501083374},{"id":"https://openalex.org/C39799792","wikidata":"https://www.wikidata.org/wiki/Q1045991","display_name":"Circuit diagram","level":2,"score":0.43380647897720337},{"id":"https://openalex.org/C78434282","wikidata":"https://www.wikidata.org/wiki/Q11656","display_name":"Diode","level":2,"score":0.4204178750514984},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4175168573856354},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4055483043193817},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3052012324333191},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.24765822291374207},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.19718223810195923},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1937047243118286},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18462273478507996},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1473328173160553},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06641429662704468},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dft.2011.21","doi":"https://doi.org/10.1109/dft.2011.21","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dft.2011.21","pdf_url":null,"source":{"id":"https://openalex.org/S4210201526","display_name":"Proceedings","issn_l":"1550-5774","issn":["1550-5774","2377-7966"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1591636867","https://openalex.org/W1854001364","https://openalex.org/W1983469170","https://openalex.org/W2009765192","https://openalex.org/W2011370182","https://openalex.org/W2015782730","https://openalex.org/W2028473931","https://openalex.org/W2039267132","https://openalex.org/W2059779788","https://openalex.org/W2098112833","https://openalex.org/W2099885537","https://openalex.org/W2118280774","https://openalex.org/W2147965276","https://openalex.org/W2171869881","https://openalex.org/W3113791439","https://openalex.org/W4233065439"],"related_works":["https://openalex.org/W2104542510","https://openalex.org/W1515267462","https://openalex.org/W4364295880","https://openalex.org/W1980810142","https://openalex.org/W2537639283","https://openalex.org/W4415445240","https://openalex.org/W3113702896","https://openalex.org/W6999608032","https://openalex.org/W2170290165","https://openalex.org/W1775604791"],"abstract_inverted_index":{"This":[0,118],"paper":[1],"presents":[2],"a":[3,25,46,50,59,98,115,128],"defect":[4,140],"extraction":[5,34],"methodology":[6,47,74,119],"for":[7],"dislocation":[8,36,62,81,106,145],"anomalies":[9],"in":[10,114],"analogue-mixed":[11],"signal":[12],"(AMS)":[13],"Integrated":[14],"Circuits":[15],"(ICs).":[16],"Dislocation":[17],"defects":[18,37,63,82],"can":[19,134],"cross":[20,88],"the":[21,54,66,76,94,104,139,143],"PN":[22,110],"junction":[23],"of":[24,35,53,61,70,90,97,131],"transistor/diode":[26],"and":[27,57,79,103,127],"contribute":[28],"to":[29,84,109,122,142],"leakage":[30],"related":[31,108],"failures.":[32],"The":[33,73,87],"from":[38,93],"layout":[39],"information":[40],"is":[41,120],"very":[42],"difficult.":[43],"We":[44],"propose":[45],"that":[48],"accepts":[49],"schematic":[51,77],"(netlist)":[52,78],"AMS":[55,124],"design":[56,95],"generates":[58],"list":[60,141],"by":[64,137],"identifying":[65],"hierarchical":[67],"net":[68],"names":[69],"each":[71],"defect.":[72],"parses":[75],"locates":[80],"according":[83],"pre-determined":[85],"rules.":[86],"section":[89],"different":[91],"devices":[92],"manual":[96],"process":[99],"technology":[100],"are":[101,112],"studied":[102],"possible":[105],"spots":[107],"junctions":[111],"listed":[113],"rule":[116],"file.":[117],"applied":[121],"five":[123],"IC":[125],"products":[126],"considerable":[129],"amount":[130],"simulation":[132],"time":[133],"be":[135],"saved":[136],"truncating":[138],"extracted":[144],"susceptible":[146],"spots.":[147]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-10-29T09:56:32.521200","created_date":"2016-06-24T00:00:00"}