{"id":"https://openalex.org/W2005086396","doi":"https://doi.org/10.1109/isvlsi.2014.41","title":"Linear Compositional Delay Model for the Timing Analysis of Sub-Powered Combinational Circuits","display_name":"Linear Compositional Delay Model for the Timing Analysis of Sub-Powered Combinational Circuits","publication_year":2014,"publication_date":"2014-07-01","ids":{"openalex":"https://openalex.org/W2005086396","doi":"https://doi.org/10.1109/isvlsi.2014.41","mag":"2005086396"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi.2014.41","doi":"https://doi.org/10.1109/isvlsi.2014.41","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2014.41","pdf_url":null,"source":{"id":"https://openalex.org/S4306418593","display_name":"IEEE Computer Society Annual Symposium on VLSI","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE Computer Society Annual Symposium on VLSI","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101985191","display_name":"Jiaoyan Chen","orcid":"https://orcid.org/0000-0002-0287-951X","observed_orcids":["https://orcid.org/0000-0002-0287-951X"]},"institutions":[{"id":"https://openalex.org/I27577105","display_name":"University College Cork","ror":"https://ror.org/03265fv13","country_code":"IE","type":"education","lineage":["https://openalex.org/I27577105"]},{"id":"https://openalex.org/I4210100923","display_name":"Munster Technological University","ror":"https://ror.org/013xpqh61","country_code":"IE","type":"facility","lineage":["https://openalex.org/I4210100923"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Jiaoyan Chen","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Cork, Ireland","[Dept. of Electr. & Electron. Eng., Univ. Coll. Cork, Cork, Ireland]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Cork, Ireland","institution_ids":["https://openalex.org/I4210100923"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Univ. Coll. Cork, Cork, Ireland]","institution_ids":["https://openalex.org/I27577105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072187728","display_name":"Christian Spagnol","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I27577105","display_name":"University College Cork","ror":"https://ror.org/03265fv13","country_code":"IE","type":"education","lineage":["https://openalex.org/I27577105"]},{"id":"https://openalex.org/I4210100923","display_name":"Munster Technological University","ror":"https://ror.org/013xpqh61","country_code":"IE","type":"facility","lineage":["https://openalex.org/I4210100923"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Christian Spagnol","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Cork, Ireland","[Dept. of Electr. & Electron. Eng., Univ. Coll. Cork, Cork, Ireland]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Cork, Ireland","institution_ids":["https://openalex.org/I4210100923"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Univ. Coll. Cork, Cork, Ireland]","institution_ids":["https://openalex.org/I27577105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041707043","display_name":"Satish Grandhi","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I27577105","display_name":"University College Cork","ror":"https://ror.org/03265fv13","country_code":"IE","type":"education","lineage":["https://openalex.org/I27577105"]},{"id":"https://openalex.org/I4210100923","display_name":"Munster Technological University","ror":"https://ror.org/013xpqh61","country_code":"IE","type":"facility","lineage":["https://openalex.org/I4210100923"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Satish Grandhi","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Cork, Ireland","[Dept. of Electr. & Electron. Eng., Univ. Coll. Cork, Cork, Ireland]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Cork, Ireland","institution_ids":["https://openalex.org/I4210100923"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Univ. Coll. Cork, Cork, Ireland]","institution_ids":["https://openalex.org/I27577105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016443261","display_name":"Emanuel Mihai Popovici","orcid":"https://orcid.org/0000-0001-6813-5030","observed_orcids":["https://orcid.org/0000-0001-6813-5030"]},"institutions":[{"id":"https://openalex.org/I27577105","display_name":"University College Cork","ror":"https://ror.org/03265fv13","country_code":"IE","type":"education","lineage":["https://openalex.org/I27577105"]},{"id":"https://openalex.org/I4210100923","display_name":"Munster Technological University","ror":"https://ror.org/013xpqh61","country_code":"IE","type":"facility","lineage":["https://openalex.org/I4210100923"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Emanuel Popovici","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Cork, Ireland","[Dept. of Electr. & Electron. Eng., Univ. Coll. Cork, Cork, Ireland]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Cork, Ireland","institution_ids":["https://openalex.org/I4210100923"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Univ. Coll. Cork, Cork, Ireland]","institution_ids":["https://openalex.org/I27577105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057424352","display_name":"Sorin Cot\u00f6fan\u0103","orcid":"https://orcid.org/0000-0001-7132-2291","observed_orcids":["https://orcid.org/0000-0001-7132-2291"]},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Sorin Cotofana","raw_affiliation_strings":["Department of Computer Engineering, TU Delft, Delft, Netherlands","Dept. of Comput. Eng., Tech. Univ. Delft, Delft, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, TU Delft, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Tech. Univ. Delft, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045308058","display_name":"Alexandru Amaric\u0103i","orcid":"https://orcid.org/0000-0002-2706-1781","observed_orcids":["https://orcid.org/0000-0002-2706-1781"]},"institutions":[{"id":"https://openalex.org/I3122695212","display_name":"Politehnica University of Timisoara","ror":"https://ror.org/02v91gy68","country_code":"RO","type":"education","lineage":["https://openalex.org/I3122695212"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Alexandru Amaricai","raw_affiliation_strings":["Department of Computer Science, University Politehnica Timisoara, Timisoara, Romania","Dept. of Comput. Sci., Univ. Politeh. Timisoara, Timisoara, Romania"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University Politehnica Timisoara, Timisoara, Romania","institution_ids":["https://openalex.org/I3122695212"]},{"raw_affiliation_string":"Dept. of Comput. Sci., Univ. Politeh. Timisoara, Timisoara, Romania","institution_ids":["https://openalex.org/I3122695212"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.0145,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.94956969,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":87,"max":98},"biblio":{"volume":"97","issue":null,"first_page":"380","last_page":"385"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delay-modeling","display_name":"delay modeling","score":0.6349999904632568},{"id":"https://openalex.org/keywords/subthreshold-operation","display_name":"subthreshold operation","score":0.7110000252723694},{"id":"https://openalex.org/keywords/process-variation","display_name":"process variation","score":0.46700000762939453},{"id":"https://openalex.org/keywords/inverse-gaussian-distribution","display_name":"inverse Gaussian distribution","score":0.8309999704360962},{"id":"https://openalex.org/keywords/low-power-circuits","display_name":"low-power circuits","score":0.45899999141693115},{"id":"https://openalex.org/keywords/combinational-circuits","display_name":"combinational circuits","score":0.746999979019165},{"id":"https://openalex.org/keywords/timing-analysis","display_name":"timing analysis","score":0.8199999928474426}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6514273881912231},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6361937522888184},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5701786875724792},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5686083436012268},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5596759915351868},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4955030679702759},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47314751148223877},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44526076316833496},{"id":"https://openalex.org/C2779599953","wikidata":"https://www.wikidata.org/wiki/Q1776117","display_name":"Ripple","level":3,"score":0.4440069794654846},{"id":"https://openalex.org/C132878287","wikidata":"https://www.wikidata.org/wiki/Q1671727","display_name":"Inverse Gaussian distribution","level":3,"score":0.426454097032547},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4004063308238983},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3647190034389496},{"id":"https://openalex.org/C110121322","wikidata":"https://www.wikidata.org/wiki/Q865811","display_name":"Distribution (mathematics)","level":2,"score":0.23692047595977783},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23231491446495056},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17872005701065063},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13348457217216492},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1256580352783203},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.08819815516471863},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi.2014.41","doi":"https://doi.org/10.1109/isvlsi.2014.41","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2014.41","pdf_url":null,"source":{"id":"https://openalex.org/S4306418593","display_name":"IEEE Computer Society Annual Symposium on VLSI","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE Computer Society Annual Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W35668030","https://openalex.org/W61749477","https://openalex.org/W65478050","https://openalex.org/W1986825443","https://openalex.org/W2005519189","https://openalex.org/W2117076170","https://openalex.org/W2128009350","https://openalex.org/W2137622276","https://openalex.org/W2149205417","https://openalex.org/W2152491218","https://openalex.org/W2792036420","https://openalex.org/W4210758810","https://openalex.org/W4238543231","https://openalex.org/W4251011269","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2176629069","https://openalex.org/W4324362188","https://openalex.org/W2028950778","https://openalex.org/W2049366246","https://openalex.org/W1997782294","https://openalex.org/W2614866524","https://openalex.org/W1509057038","https://openalex.org/W3048650898","https://openalex.org/W2064924552","https://openalex.org/W2162524028"],"abstract_inverted_index":{"With":[0],"the":[1,45,65,84,88,97,108],"advent":[2],"of":[3,50,162],"deep":[4],"submicron":[5],"CMOS":[6],"technology,":[7],"process":[8,69],"parameter":[9],"statistical":[10],"variations":[11,70],"are":[12,29],"increasing":[13],"resulting":[14],"in":[15],"unpredictable":[16],"device":[17],"behaviour.":[18,47],"The":[19],"issue":[20],"is":[21],"even":[22],"aggravated":[23],"by":[24],"low":[25],"power":[26,78],"requirements":[27],"which":[28,62],"stretching":[30],"transistor":[31,89],"operation":[32],"into":[33],"near/sub":[34],"threshold":[35],"regime.":[36],"Consequently,":[37],"traditional":[38,98],"delay":[39,60,66,90],"models":[40],"fail":[41],"to":[42,119],"accurately":[43,63],"capture":[44],"circuit":[46,120],"In":[48],"view":[49],"this":[51],"we":[52],"introduce":[53],"an":[54,139],"Inverse":[55],"Gaussian":[56,99],"Distribution":[57],"(IGD)":[58],"based":[59],"model,":[61],"captures":[64,87],"distribution":[67,91],"under":[68],"at":[71],"ultra":[72],"low,":[73],"near":[74],"or":[75],"below":[76],"threshold,":[77],"supply":[79],"values.":[80],"We":[81],"demonstrate":[82],"that":[83,107],"IGD":[85],"model":[86,110],"with":[92,128],"a":[93],"greater":[94],"accuracy":[95],"than":[96,143],"one.":[100],"Moreover":[101],"it":[102,134],"exhibits":[103],"linear":[104],"compositionality":[105],"such":[106],"key":[109],"parameters":[111],"can":[112],"be":[113],"straightforward":[114],"propagated":[115],"form":[116],"device/gate":[117],"level":[118],"level.":[121],"Our":[122],"simulations":[123],"indicate":[124],"that,":[125],"when":[126],"compared":[127],"Monte":[129],"Carlo":[130],"SPICE":[131],"simulation":[132,164],"results,":[133],"provides":[135],"high":[136],"accuracy,":[137],"e.g.,":[138],"average":[140],"error":[141],"less":[142],"0.8%,":[144],"1.2%,":[145],"and":[146,153],"1.7%":[147],"for":[148],"Majority":[149],"Voter,":[150],"XOR":[151],"gate,":[152],"16-bit":[154],"Ripple":[155],"Carry":[156],"Adder,":[157],"respectively,":[158],"while":[159],"providing":[160],"orders":[161],"magnitude":[163],"time":[165],"reductions.":[166]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":1}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2016-06-24T00:00:00"}