{"id":"https://openalex.org/W2004937484","doi":"https://doi.org/10.1109/mm.2007.43","title":"The AMD Opteron Northbridge Architecture","display_name":"The AMD Opteron Northbridge Architecture","publication_year":2007,"publication_date":"2007-03-01","ids":{"openalex":"https://openalex.org/W2004937484","doi":"https://doi.org/10.1109/mm.2007.43","mag":"2004937484"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2007.43","doi":"https://doi.org/10.1109/mm.2007.43","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2007.43","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000069436","display_name":"Pat Conway","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pat Conway","raw_affiliation_strings":["Advanced Micro Devices, Inc., USA","Adv. Micro Devices, Sunnyvale#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., USA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"Adv. Micro Devices, Sunnyvale#TAB#","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110477991","display_name":"Bill Hughes","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bill Hughes","raw_affiliation_strings":["Advanced Micro Devices, Inc., USA","Adv. Micro Devices, Sunnyvale#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., USA","institution_ids":["https://openalex.org/I4210137977"]},{"raw_affiliation_string":"Adv. Micro Devices, Sunnyvale#TAB#","institution_ids":["https://openalex.org/I4210137977"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210137977"],"apc_list":{"value":2995,"currency":"USD","value_usd":2995},"apc_paid":null,"fwci":20.3445,"has_fulltext":false,"cited_by_count":154,"citation_normalized_percentile":{"value":0.99219339,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":99},"biblio":{"volume":"27","issue":"2","first_page":"10","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.551800012588501,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.551800012588501,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.44510000944137573,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0006000000284984708,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/amd-opteron","display_name":"AMD Opteron","score":0.9860000014305115},{"id":"https://openalex.org/keywords/multi-core-processors","display_name":"multi-core processors","score":0.6420000195503235},{"id":"https://openalex.org/keywords/hypertransport","display_name":"HyperTransport","score":0.5920000076293945},{"id":"https://openalex.org/keywords/memory-controller","display_name":"memory controller","score":0.7940000295639038},{"id":"https://openalex.org/keywords/routers","display_name":"routers","score":0.4950000047683716},{"id":"https://openalex.org/keywords/system-interconnect","display_name":"system interconnect","score":0.7599999904632568},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"memory hierarchy","score":0.9039999842643738},{"id":"https://openalex.org/keywords/power-budget","display_name":"power budget","score":0.4970000088214874}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8219775557518005},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5661176443099976},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.5007379055023193},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47207024693489075},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4691767990589142},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.44986745715141296},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.44918569922447205},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.429796040058136},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4259559214115143},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08844220638275146},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mm.2007.43","doi":"https://doi.org/10.1109/mm.2007.43","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2007.43","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.428600013256073}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1850405760","https://openalex.org/W2029601347","https://openalex.org/W2050487400","https://openalex.org/W2138351227","https://openalex.org/W2140370341"],"related_works":["https://openalex.org/W2464616025","https://openalex.org/W7054823806","https://openalex.org/W2140370341","https://openalex.org/W7097007938","https://openalex.org/W2046996113","https://openalex.org/W2399983654","https://openalex.org/W7098799818","https://openalex.org/W7099110273","https://openalex.org/W2086202544","https://openalex.org/W4240739462"],"abstract_inverted_index":{"To":[0],"increase":[1],"performance":[2],"while":[3],"operating":[4],"within":[5],"a":[6,19,28],"fixed":[7],"power":[8],"budget,":[9],"the":[10,45,63],"AMD":[11],"opteron":[12],"processor":[13,37],"integrates":[14],"multiple":[15],"times86-64":[16,71],"cores":[17,66],"with":[18,26,61],"router":[20],"and":[21,57,67],"memory":[22,55],"controller.":[23],"AMD's":[24],"experience":[25],"building":[27],"wide":[29],"variety":[30],"of":[31,65],"system":[32,53],"topologies":[33],"using":[34],"Opteron's":[35],"hypertransport-based":[36],"interface":[38],"has":[39],"provided":[40],"useful":[41],"lessons":[42],"that":[43],"expose":[44],"challenges":[46],"to":[47,59],"be":[48],"addressed":[49],"when":[50],"designing":[51],"future":[52,70],"interconnect,":[54],"hierarchy,":[56],"I/O":[58],"scale":[60],"both":[62],"number":[64],"sockets":[68],"in":[69],"CMP":[72],"architectures.":[73]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":9},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":9},{"year":2017,"cited_by_count":11},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":13},{"year":2013,"cited_by_count":9},{"year":2012,"cited_by_count":8}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2016-06-24T00:00:00"}