{"id":"https://openalex.org/W2004232634","doi":"https://doi.org/10.1145/2086696.2086712","title":"Making wide-issue VLIW processors viable on FPGAs","display_name":"Making wide-issue VLIW processors viable on FPGAs","publication_year":2012,"publication_date":"2012-01-01","ids":{"openalex":"https://openalex.org/W2004232634","doi":"https://doi.org/10.1145/2086696.2086712","mag":"2004232634"},"language":"en","primary_location":{"id":"doi:10.1145/2086696.2086712","doi":"https://doi.org/10.1145/2086696.2086712","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2086696.2086712","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/2086696.2086712","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-a","cwts-core","dongbi-b","jufo-1","norway-2","poland-70","russia-white-list-3"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/2086696.2086712","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064989404","display_name":"Madhura Purnaprajna","orcid":"https://orcid.org/0000-0003-4995-6233","observed_orcids":["https://orcid.org/0000-0003-4995-6233"]},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Madhura Purnaprajna","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland","Ecole Polytechnique Federale de Lausanne (Switzerland)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Ecole Polytechnique Federale de Lausanne (Switzerland)","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020575991","display_name":"Paolo Ienne","orcid":"https://orcid.org/0000-0002-6142-7345","observed_orcids":["https://orcid.org/0000-0002-6142-7345"]},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Paolo Ienne","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland","Ecole Polytechnique Federale de Lausanne (Switzerland)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Ecole Polytechnique Federale de Lausanne (Switzerland)","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":3.1497,"has_fulltext":true,"cited_by_count":16,"citation_normalized_percentile":{"value":0.91049711,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":87,"max":97},"biblio":{"volume":"8","issue":"4","first_page":"1","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9560999870300293,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9560999870300293,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.032099999487400055,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.00800000037997961,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/soft-core-processor","display_name":"soft-core processor","score":0.718999981880188},{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.3799999952316284},{"id":"https://openalex.org/keywords/block-ram","display_name":"block RAM","score":0.5289999842643738},{"id":"https://openalex.org/keywords/dynamic-power-reduction","display_name":"dynamic power reduction","score":0.9419999718666077},{"id":"https://openalex.org/keywords/routing-area","display_name":"routing area","score":0.5580000281333923},{"id":"https://openalex.org/keywords/configurable-logic-blocks","display_name":"configurable logic blocks","score":0.7919999957084656},{"id":"https://openalex.org/keywords/dsp-applications","display_name":"DSP applications","score":0.33399999141693115},{"id":"https://openalex.org/keywords/media-applications","display_name":"media applications","score":0.7369999885559082}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8772406578063965},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.8726796507835388},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.8600277900695801},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7163864374160767},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.7060408592224121},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5137029886245728},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4873881936073303},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.47662484645843506},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39663589000701904},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.29087603092193604},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20003294944763184},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.11431318521499634},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/2086696.2086712","doi":"https://doi.org/10.1145/2086696.2086712","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2086696.2086712","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/2086696.2086712","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-a","cwts-core","dongbi-b","jufo-1","norway-2","poland-70","russia-white-list-3"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},{"id":"pmh:oai:infoscience.epfl.ch:175527","doi":null,"is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/175527","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I5124864","host_organization_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","host_organization_lineage":["https://openalex.org/I5124864"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:infoscience.tind.io:175527","doi":null,"is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/175527","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I5124864","host_organization_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","host_organization_lineage":["https://openalex.org/I5124864"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"research article"}],"best_oa_location":{"id":"doi:10.1145/2086696.2086712","doi":"https://doi.org/10.1145/2086696.2086712","is_oa":true,"landing_page_url":"https://doi.org/10.1145/2086696.2086712","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/2086696.2086712","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-a","cwts-core","dongbi-b","jufo-1","norway-2","poland-70","russia-white-list-3"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[{"id":"https://openalex.org/G5147693574","display_name":"Applying Run-time Reconfiguration for Customisation within a Many-Core Fabric","funder_award_id":"134114","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320320924","display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung","ror":"https://ror.org/00yjd3n13"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2004232634.pdf","grobid_xml":"https://content.openalex.org/works/W2004232634.grobid-xml"},"referenced_works_count":17,"referenced_works":["https://openalex.org/W158550529","https://openalex.org/W1482836228","https://openalex.org/W1974887540","https://openalex.org/W2016889342","https://openalex.org/W2024080903","https://openalex.org/W2035847677","https://openalex.org/W2066670963","https://openalex.org/W2093994565","https://openalex.org/W2129196111","https://openalex.org/W2138438526","https://openalex.org/W2146449469","https://openalex.org/W2155316178","https://openalex.org/W2158422981","https://openalex.org/W2158644991","https://openalex.org/W2165055337","https://openalex.org/W2598974497","https://openalex.org/W2912513117"],"related_works":["https://openalex.org/W1898117145","https://openalex.org/W2054388295","https://openalex.org/W2129565950","https://openalex.org/W2123715095","https://openalex.org/W2575889463","https://openalex.org/W2157855196","https://openalex.org/W2024080903","https://openalex.org/W2254492234","https://openalex.org/W2098681688","https://openalex.org/W2048929744"],"abstract_inverted_index":{"Soft":[0],"and":[1,29,120,184,200,208],"highly-customized":[2],"processors":[3],"are":[4],"emerging":[5],"as":[6,33,128],"a":[7,44,98,215],"common":[8],"way":[9],"to":[10,59,62,77,130,190],"efficiently":[11],"control":[12],"large":[13],"amount":[14],"of":[15,25,48,81,88,143,197,228],"computing":[16],"resources":[17,50],"available":[18],"on":[19],"FPGAs.":[20,140],"Yet,":[21],"some":[22],"processor":[23,65,96],"architectures":[24],"choice":[26],"for":[27,152,211],"DSP":[28],"media":[30],"applications,":[31],"such":[32],"wide-issue":[34],"VLIW":[35,82,95],"processors,":[36],"remain":[37],"impractical:":[38],"the":[39,49,52,79,86,104,109,112,121,131,154,161,164,168,186,191,201],"multi-ported":[40,71,146],"register":[41,105,155,165],"file":[42,106,156,166],"makes":[43],"very":[45],"inefficient":[46],"use":[47],"in":[51,108,137,157,167,188,224],"FPGA":[53,100,170],"fabric.":[54],"This":[55],"paper":[56],"proposes":[57],"modifications":[58],"existing":[60,138],"FPGAs":[61,225],"make":[63],"soft-VLIW":[64],"viable.":[66],"We":[67],"introduce":[68],"an":[69,93],"embedded":[70,145],"RAM":[72,147],"that":[73,179],"can":[74,148],"be":[75,150],"customized":[76],"match":[78],"issue-width":[80],"processors.":[83,159,213],"To":[84],"ascertain":[85],"benefits":[87],"this":[89,144,217],"approach,":[90],"we":[91],"map":[92],"extensible":[94],"onto":[97],"standard":[99,139],"from":[101],"Xilinx.":[102],"For":[103,160],"implemented":[107],"modified":[110,169],"FPGA,":[111],"area":[113,199],"occupied":[114],"is":[115,124,171,205],"at":[116,172],"least":[117,173],"102\u00d7":[118],"smaller":[119,175],"dynamic":[122],"power":[123],"reduced":[125],"by":[126,226],"41%":[127],"compared":[129],"implementation":[132,192],"using":[133,193],"configurable":[134,181],"logic":[135,182],"blocks":[136,183],"A":[141],"subset":[142],"also":[149],"used":[151],"mapping":[153],"soft-RISC":[158,162],"processor,":[163],"22\u00d7":[174],"than":[176],"its":[177],"equivalent":[178],"uses":[180],"1.5\u00d7":[185],"size":[187],"comparison":[189],"block":[194],"RAMs.":[195],"Reduction":[196],"routing":[198],"maximum":[202],"net":[203],"length":[204],"about":[206],"39%":[207],"51%":[209],"respectively":[210],"RISC":[212],"As":[214],"result,":[216],"approach":[218],"works":[219],"towards":[220],"enhancing":[221],"soft-processor":[222],"density":[223],"orders":[227],"magnitude.":[229]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2016-06-24T00:00:00"}