{"id":"https://openalex.org/W2003193909","doi":"https://doi.org/10.1109/issoc.2013.6675273","title":"Partitioning constraints and signal routing approach for multi-FPGA prototyping platform","display_name":"Partitioning constraints and signal routing approach for multi-FPGA prototyping platform","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2003193909","doi":"https://doi.org/10.1109/issoc.2013.6675273","mag":"2003193909"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2013.6675273","doi":"https://doi.org/10.1109/issoc.2013.6675273","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2013.6675273","pdf_url":null,"source":{"id":"https://openalex.org/S4306420220","display_name":"International Symposium on System-on-Chip","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Symposium on System on Chip (SoC)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019168974","display_name":"Mariem Turki","orcid":"https://orcid.org/0000-0003-2646-3962","observed_orcids":["https://orcid.org/0000-0003-2646-3962"]},"institutions":[{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]},{"id":"https://openalex.org/I4405264447","display_name":"Universit\u00e9 Pierre-et-Marie-Curie","ror":"https://ror.org/01yvrd251","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081","https://openalex.org/I4405264447"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Mariem Turki","raw_affiliation_strings":["LIP6, UPMC, Paris","Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6, UPMC, Paris","institution_ids":["https://openalex.org/I4210159731","https://openalex.org/I4405264447"]},{"raw_affiliation_string":"Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108405631","display_name":"Habib Mehrez","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]},{"id":"https://openalex.org/I4405264447","display_name":"Universit\u00e9 Pierre-et-Marie-Curie","ror":"https://ror.org/01yvrd251","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081","https://openalex.org/I4405264447"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Habib Mehrez","raw_affiliation_strings":["LIP6, UPMC, Paris","Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6, UPMC, Paris","institution_ids":["https://openalex.org/I4210159731","https://openalex.org/I4405264447"]},{"raw_affiliation_string":"Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111822030","display_name":"Zied Marrakchi","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zied Marrakchi","raw_affiliation_strings":["FlexRAS Technologies, Paris, France","Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques","Flexras Technologies"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"FlexRAS Technologies, Paris, France","institution_ids":[]},{"raw_affiliation_string":"Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques","institution_ids":[]},{"raw_affiliation_string":"Flexras Technologies","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026522015","display_name":"Mohamed Abid","orcid":"https://orcid.org/0000-0001-7409-292X","observed_orcids":["https://orcid.org/0000-0001-7409-292X"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mohamed Abid","raw_affiliation_strings":["CESlab, Sfax, Tunisia","Computer & Embedded Systems"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CESlab, Sfax, Tunisia","institution_ids":[]},{"raw_affiliation_string":"Computer & Embedded Systems","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1895,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.32330827,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.5770999789237976,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.5770999789237976,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.39399999380111694,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.02070000022649765,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/hardware-partitioning","display_name":"hardware partitioning","score":0.7540000081062317},{"id":"https://openalex.org/keywords/inter-fpga-communication","display_name":"inter-FPGA communication","score":0.8109999895095825},{"id":"https://openalex.org/keywords/signal-routing","display_name":"signal routing","score":0.9259999990463257},{"id":"https://openalex.org/keywords/critical-path-delay","display_name":"critical path delay","score":0.8019999861717224},{"id":"https://openalex.org/keywords/system-frequency","display_name":"system frequency","score":0.6930000185966492}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8992623090744019},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7087152004241943},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.7079432606697083},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6976258158683777},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6277272701263428},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.45670318603515625},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.4404394030570984},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.43095216155052185},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3921213150024414},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3819181025028229},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16109633445739746},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08921423554420471},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/issoc.2013.6675273","doi":"https://doi.org/10.1109/issoc.2013.6675273","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2013.6675273","pdf_url":null,"source":{"id":"https://openalex.org/S4306420220","display_name":"International Symposium on System-on-Chip","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Symposium on System on Chip (SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01372830v1","doi":null,"is_oa":false,"landing_page_url":"https://hal.science/hal-01372830","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I4405252976","host_organization_name":"Centre pour la Communication Scientifique Directe","host_organization_lineage":["https://openalex.org/I4405252976"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSoC 2013 - International Symposium on System on Chip, Oct 2013, Tampere, Finland. pp.1--4, ⟨10.1109/ISSoC.2013.6675273⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6773999929428101,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W32337268","https://openalex.org/W1992578807","https://openalex.org/W2032699516","https://openalex.org/W2109907925","https://openalex.org/W2148658001","https://openalex.org/W2196614274","https://openalex.org/W2275304190","https://openalex.org/W2752885492","https://openalex.org/W3147395157","https://openalex.org/W4247963789"],"related_works":["https://openalex.org/W2141024358","https://openalex.org/W32337268","https://openalex.org/W2772067181","https://openalex.org/W1998679126","https://openalex.org/W3043859075","https://openalex.org/W2895183628","https://openalex.org/W7163513489","https://openalex.org/W2261042505","https://openalex.org/W2118986737","https://openalex.org/W1692883217"],"abstract_inverted_index":{"With":[0],"the":[1,12,20,34,38,43,50,54,62,67,71,76,82,108,116,131,137,149,161],"global":[2],"trend":[3],"towards":[4],"digital":[5],"systems,":[6],"designer's":[7],"goal":[8],"is":[9,28,45,57,73,100],"to":[10,22,32,61,106,156],"manage":[11],"system":[13,51,117],"on":[14],"chip":[15],"complexity":[16],"in":[17,69,148,154],"accordance":[18],"with":[19],"time":[21],"market":[23],"constraint.":[24],"Multi-FPGA":[25],"hardware":[26],"prototyping":[27,92],"an":[29,126],"important":[30],"feature":[31],"validate":[33],"design":[35,44,56,72],"before":[36],"reaching":[37],"fabrication":[39],"phase.":[40],"However,":[41],"since":[42],"partitioned":[46,74],"into":[47],"multi-FPGA":[48,95],"platform,":[49],"frequency":[52],"of":[53,78,133,139],"prototyped":[55],"dramatically":[58],"decreased":[59],"due":[60],"inter-FPGA":[63,79,121],"communications.":[64],"In":[65,86],"fact,":[66],"way":[68],"which":[70],"affects":[75,115],"number":[77,132,138],"signals":[80,122,135,159],"and":[81,151],"critical":[83],"path":[84],"delay.":[85],"this":[87],"paper,":[88],"we":[89],"propose":[90],"a":[91],"environment":[93],"for":[94],"platforms.":[96],"The":[97,119],"partitioner":[98],"tool":[99],"constrained":[101],"so":[102],"that":[103,114],"it":[104],"tries":[105],"find":[107],"best":[109],"trade":[110],"off":[111],"between":[112,142],"criteria":[113],"frequency.":[118],"resulting":[120],"are":[123,146],"routed":[124],"using":[125],"iterative":[127],"routing":[128],"algorithm.":[129],"If":[130],"these":[134],"exceeds":[136],"available":[140],"traces":[141],"FPGAs,":[143],"multiplexing":[144],"IPs":[145],"inserted":[147],"sending":[150],"receiving":[152],"FPGA":[153],"order":[155],"transmit":[157],"several":[158],"through":[160],"same":[162],"physical":[163],"wire.":[164]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2016-06-24T00:00:00"}