{"id":"https://openalex.org/W2000625751","doi":"https://doi.org/10.1145/266021.266036","title":"Data memory minimisation for synchronous data flow graphs emulated on DSP-FPGA targets","display_name":"Data memory minimisation for synchronous data flow graphs emulated on DSP-FPGA targets","publication_year":1997,"publication_date":"1997-01-01","ids":{"openalex":"https://openalex.org/W2000625751","doi":"https://doi.org/10.1145/266021.266036","mag":"2000625751"},"language":"en","primary_location":{"id":"doi:10.1145/266021.266036","doi":"https://doi.org/10.1145/266021.266036","is_oa":false,"landing_page_url":"https://doi.org/10.1145/266021.266036","pdf_url":null,"source":{"id":"https://openalex.org/S4210231368","display_name":"ACM/IEEE Design Automation Conference (DAC)","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 34th annual conference on Design automation conference - DAC '97","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Marleen Ad\u00e9","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Marleen Ad\u00e9","raw_affiliation_strings":["Katholieke Universiteit Leuven, ESAT Department, ACCA Laboratory, Kard. Mercierlaan 94, B-3001 Heverlee, Belgium","Katholieke Universiteit Leuven, ESAT Department, ACCA Laboratory, Kard. Mercierlaan 94, B-3001 Heverlee, Belgium#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Katholieke Universiteit Leuven, ESAT Department, ACCA Laboratory, Kard. Mercierlaan 94, B-3001 Heverlee, Belgium","institution_ids":["https://openalex.org/I99464096"]},{"raw_affiliation_string":"Katholieke Universiteit Leuven, ESAT Department, ACCA Laboratory, Kard. Mercierlaan 94, B-3001 Heverlee, Belgium#TAB#","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039430610","display_name":"Rudy Lauwereins","orcid":"https://orcid.org/0000-0002-3861-0168","observed_orcids":["https://orcid.org/0000-0002-3861-0168"]},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Rudy Lauwereins","raw_affiliation_strings":["Katholieke Universiteit Leuven, ESAT Department, ACCA Laboratory, Kard. Mercierlaan 94, B-3001 Heverlee, Belgium","Katholieke Universiteit Leuven, ESAT Department, ACCA Laboratory, Kard. Mercierlaan 94, B-3001 Heverlee, Belgium#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Katholieke Universiteit Leuven, ESAT Department, ACCA Laboratory, Kard. Mercierlaan 94, B-3001 Heverlee, Belgium","institution_ids":["https://openalex.org/I99464096"]},{"raw_affiliation_string":"Katholieke Universiteit Leuven, ESAT Department, ACCA Laboratory, Kard. Mercierlaan 94, B-3001 Heverlee, Belgium#TAB#","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111497516","display_name":"Jan A. Peperstraete","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"J. A. Peperstraete","raw_affiliation_strings":["Katholieke Universiteit Leuven, ESAT Department, ACCA Laboratory, Kard. Mercierlaan 94, B-3001 Heverlee, Belgium","Katholieke Universiteit Leuven, ESAT Department, ACCA Laboratory, Kard. Mercierlaan 94, B-3001 Heverlee, Belgium#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Katholieke Universiteit Leuven, ESAT Department, ACCA Laboratory, Kard. Mercierlaan 94, B-3001 Heverlee, Belgium","institution_ids":["https://openalex.org/I99464096"]},{"raw_affiliation_string":"Katholieke Universiteit Leuven, ESAT Department, ACCA Laboratory, Kard. Mercierlaan 94, B-3001 Heverlee, Belgium#TAB#","institution_ids":["https://openalex.org/I99464096"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I99464096"],"apc_list":null,"apc_paid":null,"fwci":0.865,"has_fulltext":false,"cited_by_count":59,"citation_normalized_percentile":{"value":0.75432756,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"64","last_page":"69"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/synchronous-dataflow","display_name":"synchronous dataflow","score":0.7519999742507935},{"id":"https://openalex.org/keywords/deadlock-free-scheduling","display_name":"deadlock-free scheduling","score":0.9089999794960022},{"id":"https://openalex.org/keywords/grapes","display_name":"grapes","score":0.7670000195503235},{"id":"https://openalex.org/keywords/digital-signal-processing-systems","display_name":"digital signal processing systems","score":0.6819999814033508}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7844594717025757},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7831999063491821},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.7732844352722168},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.7543984651565552},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.7455454468727112},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.6422633528709412},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.543098509311676},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4982259273529053},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.491397500038147},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.46433934569358826},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.410857617855072},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.321487694978714},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13545739650726318},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09492802619934082},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/266021.266036","doi":"https://doi.org/10.1145/266021.266036","is_oa":false,"landing_page_url":"https://doi.org/10.1145/266021.266036","pdf_url":null,"source":{"id":"https://openalex.org/S4210231368","display_name":"ACM/IEEE Design Automation Conference (DAC)","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 34th annual conference on Design automation conference - DAC '97","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.32.3842","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.32.3842","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://herkules.informatik.tu-chemnitz.de/proceedings/dac-97/papers/1997/dac97/htmfiles/sun_sgi/../../pdffiles/03_3.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.577.3657","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.577.3657","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/1997/dac97/pdffiles/03_3.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1496267491","https://openalex.org/W1917952890","https://openalex.org/W2042607638","https://openalex.org/W2070385897","https://openalex.org/W2111327768","https://openalex.org/W2120431055","https://openalex.org/W2134603416","https://openalex.org/W2155256384","https://openalex.org/W2168964723"],"related_works":["https://openalex.org/W2169975643","https://openalex.org/W2072882563","https://openalex.org/W2042607638","https://openalex.org/W1917952890","https://openalex.org/W7048816716","https://openalex.org/W1500403035","https://openalex.org/W7099037610","https://openalex.org/W2119603361","https://openalex.org/W7099795999","https://openalex.org/W1991905667"],"abstract_inverted_index":{"The":[0,29],"paper":[1],"presents":[2],"an":[3,38],"algorithm":[4,31],"to":[5],"determine":[6],"the":[7,23,41,60,69],"close-to-smallestpossible":[8],"data":[9,63],"buffer":[10],"sizes":[11],"for":[12,40],"arbitrary":[13],"synchronous":[14],"dataflow":[15],"(SDF)":[16],"applications,":[17],"such":[18],"that":[19],"we":[20],"can":[21],"guarantee":[22],"existenceof":[24],"a":[25],"deadlock":[26],"free":[27],"schedule.":[28],"presented":[30],"fits":[32],"inthe":[33],"design":[34],"flow":[35],"of":[36,44,54,62],"GRAPE,":[37],"environment":[39],"emulation":[42],"andimplementation":[43],"digital":[45],"signal":[46],"processing":[47],"(DSP)":[48],"systems":[49],"onarbitrary":[50],"target":[51],"architectures,":[52],"consisting":[53],"programmable":[55],"DSPprocessors":[56],"and":[57],"FPGAs.":[58],"Reducing":[59],"size":[61],"buffers":[64],"is":[65],"ofhigh":[66],"importance":[67],"when":[68],"application":[70],"will":[71],"be":[72],"mapped":[73],"on":[74],"FieldProgrammable":[75],"Gate":[76],"Arrays":[77],"(FPGA),":[78],"since":[79],"register":[80],"resources":[81],"arerather":[82],"scarce.":[83]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-11-03T10:50:19.383937","created_date":"2016-06-24T00:00:00"}