{"id":"https://openalex.org/W1998649044","doi":"https://doi.org/10.1109/jssc.1987.1052862","title":"A microprogrammable real-time video signal processor (VSP) LSI","display_name":"A microprogrammable real-time video signal processor (VSP) LSI","publication_year":1987,"publication_date":"1987-12-01","ids":{"openalex":"https://openalex.org/W1998649044","doi":"https://doi.org/10.1109/jssc.1987.1052862","mag":"1998649044"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.1987.1052862","doi":"https://doi.org/10.1109/jssc.1987.1052862","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.1987.1052862","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077058014","display_name":"M. Yamashina","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Yamashina","raw_affiliation_strings":["Microelectronics Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039470984","display_name":"Tadayoshi Enomoto","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Enomoto","raw_affiliation_strings":["Microelectronics Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113623941","display_name":"T. Kunio","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Kunio","raw_affiliation_strings":["Microelectronics Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042402064","display_name":"Ichiro Tamitani","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"I. Tamitani","raw_affiliation_strings":["C&C Systems Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"C&C Systems Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010946940","display_name":"Hidenobu Harasaki","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Harasaki","raw_affiliation_strings":["C&C Systems Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"C&C Systems Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":null,"display_name":"T. Nishitani","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Nishitani","raw_affiliation_strings":["C&C Systems Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"C&C Systems Research Laboratories, NEC Corporation Limited, Sagamihara, Kanagawa, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":null,"display_name":"M. Satoh","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Satoh","raw_affiliation_strings":["Transmission Division, NEC Corporation Limited, Sagamihara, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Transmission Division, NEC Corporation Limited, Sagamihara, Kanagawa, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057367488","display_name":"Koichi Kikuchi","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Kikuchi","raw_affiliation_strings":["System LSI Development Division, NEC Corporation Limited, Sagamihara, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System LSI Development Division, NEC Corporation Limited, Sagamihara, Kanagawa, Japan","institution_ids":["https://openalex.org/I118347220"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I118347220"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":5.0267,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.94907644,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":"22","issue":"6","first_page":"1117","last_page":"1123"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.29420000314712524,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.29420000314712524,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.2460000067949295,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.06710000336170197,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/video-signal-processor","display_name":"video signal processor","score":0.9419999718666077},{"id":"https://openalex.org/keywords/lsi","display_name":"LSI","score":0.7260000109672546},{"id":"https://openalex.org/keywords/pipelined-architecture","display_name":"pipelined architecture","score":0.9340000152587891},{"id":"https://openalex.org/keywords/edge-detection","display_name":"edge detection","score":0.9539999961853027},{"id":"https://openalex.org/keywords/motion-compensation","display_name":"motion compensation","score":0.9990000128746033},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.48399999737739563},{"id":"https://openalex.org/keywords/automatic-layout","display_name":"automatic layout","score":0.8140000104904175},{"id":"https://openalex.org/keywords/frame-difference","display_name":"frame difference","score":0.7749999761581421},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"arithmetic logic unit","score":0.7329999804496765}],"concepts":[{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5999413728713989},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5580614805221558},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.55450838804245},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5055630207061768},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.46877044439315796},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4459637701511383},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.43661338090896606},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39780157804489136},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2653372883796692},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.2183617651462555},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09508487582206726},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.1987.1052862","doi":"https://doi.org/10.1109/jssc.1987.1052862","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.1987.1052862","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1521287159","https://openalex.org/W1542568468","https://openalex.org/W1563135574","https://openalex.org/W1589642994","https://openalex.org/W1603155388","https://openalex.org/W1914672528","https://openalex.org/W2013727817","https://openalex.org/W2038813725","https://openalex.org/W2149663100","https://openalex.org/W2154467100","https://openalex.org/W3109209275","https://openalex.org/W4242049182","https://openalex.org/W6636256606"],"related_works":["https://openalex.org/W2002496062","https://openalex.org/W1542568468","https://openalex.org/W3109209275","https://openalex.org/W2149663100","https://openalex.org/W1500739273","https://openalex.org/W2040808944","https://openalex.org/W1672517313","https://openalex.org/W2141660845","https://openalex.org/W2145684726","https://openalex.org/W1914672528"],"abstract_inverted_index":{"A":[0],"microprogrammable":[1],"real-time":[2],"video":[3,15],"signal":[4,16,34],"processor":[5],"(VSP)":[6],"LSI":[7,21,77,143],"has":[8,78,103,145],"been":[9,79,146],"developed":[10],"for":[11],"constructing":[12],"a":[13,23,61,65,95,119,126,140],"parallel":[14],"processing":[17,35],"system.":[18],"The":[19,75,89],"VSP":[20,76,142],"employs":[22],"flexible":[24],"multistage":[25],"pipelined":[26],"architecture":[27],"and":[28,40,55,71,99,111,131,163],"can":[29],"handle":[30],"such":[31,49,155],"sophisticated":[32],"image":[33],"as":[36,50,156],"high-speed":[37,160],"edge":[38,161],"detection":[39,162],"motion":[41,164],"compensation.":[42,165],"It":[43,116],"contains":[44,112],"many":[45],"operational":[46],"function":[47],"units":[48],"an":[51,104],"arithmetic":[52],"logic":[53],"unit":[54],"with":[56,94,125],"absolute":[57],"value":[58,63],"calculation":[59],"capability,":[60],"minimum/maximum":[62],"detector,":[64],"two-port":[66],"SRAM,":[67],"RAM":[68],"address":[69],"pointer":[70],"clocked":[72],"bus":[73],"lines.":[74],"designed":[80],"using":[81,139],"two":[82],"different":[83],"kinds":[84],"of":[85,106,122],"automatic":[86],"layout":[87],"programs.":[88],"chip,":[90,144],"which":[91],"was":[92],"fabricated":[93],"2.5-/spl":[96],"mu/m":[97],"CMOS":[98],"double-layer":[100],"metallization":[101],"technology,":[102],"area":[105],"9.91/spl":[107],"times/9.50":[108],"mm/SUP":[109],"2/":[110],"about":[113],"48000":[114],"MOSFETs.":[115],"operates":[117],"at":[118],"clock":[120],"frequency":[121],"14.3":[123],"MHz":[124],"single":[127,141],"5-V":[128],"power":[129],"supply":[130],"typically":[132],"consumes":[133],"240":[134],"mW.":[135],"An":[136],"experimental":[137],"system,":[138],"constructed":[147],"in":[148],"order":[149],"to":[150],"demonstrate":[151],"various":[152],"application":[153],"capabilities,":[154],"interframe":[157],"difference":[158],"operations,":[159]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-10-30T12:39:25.321706","created_date":"2016-06-24T00:00:00"}