{"id":"https://openalex.org/W1998626486","doi":"https://doi.org/10.1145/277044.277148","title":"Timing and crosstalk driven area routing","display_name":"Timing and crosstalk driven area routing","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W1998626486","doi":"https://doi.org/10.1145/277044.277148","mag":"1998626486"},"language":"en","primary_location":{"id":"doi:10.1145/277044.277148","doi":"https://doi.org/10.1145/277044.277148","is_oa":true,"landing_page_url":"https://doi.org/10.1145/277044.277148","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/277044.277148","source":{"id":"https://openalex.org/S4210231368","display_name":"ACM/IEEE Design Automation Conference (DAC)","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 35th annual conference on Design automation conference - DAC '98","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/277044.277148","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078918741","display_name":"Hsiao-Ping Tseng","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hsiao-Ping Tseng","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, WA, USA","University of Washington, Dept. of Electrical Engineering, Seattle, WA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"University of Washington, Dept. of Electrical Engineering, Seattle, WA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010126679","display_name":"Louis K. Scheffer","orcid":"https://orcid.org/0000-0002-3289-6564","observed_orcids":["https://orcid.org/0000-0002-3289-6564"]},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L. Scheffer","raw_affiliation_strings":["Cadence Design Systems, Inc., San Jose, CA, USA","Cadence Design Systems, Inc., 555 River Oaks Parkway, Bldg. 2, MS2B2, San Jose, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems, Inc., 555 River Oaks Parkway, Bldg. 2, MS2B2, San Jose, CA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035758161","display_name":"Carl Sechen","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Sechen","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, WA, USA","University of Washington, Dept. of Electrical Engineering, Seattle, WA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"University of Washington, Dept. of Electrical Engineering, Seattle, WA","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":16.6896,"has_fulltext":true,"cited_by_count":46,"citation_normalized_percentile":{"value":0.99312035,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"378","last_page":"381"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.000699999975040555,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11661","display_name":"Copper Interconnects and Reliability","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crosstalk","display_name":"crosstalk","score":0.6710000038146973},{"id":"https://openalex.org/keywords/timing-driven-routing","display_name":"timing-driven routing","score":0.9070000052452087},{"id":"https://openalex.org/keywords/chip-assembly","display_name":"chip assembly","score":0.6700000166893005},{"id":"https://openalex.org/keywords/global-routing","display_name":"global routing","score":0.7070000171661377},{"id":"https://openalex.org/keywords/detailed-routing","display_name":"detailed routing","score":0.8889999985694885},{"id":"https://openalex.org/keywords/online-ordering","display_name":"online ordering","score":0.8230000138282776},{"id":"https://openalex.org/keywords/wire-spacing","display_name":"wire spacing","score":0.8880000114440918},{"id":"https://openalex.org/keywords/critical-path-delay","display_name":"critical path delay","score":0.8330000042915344},{"id":"https://openalex.org/keywords/graph-based-optimization","display_name":"graph-based optimization","score":0.6899999976158142}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7139322757720947},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6922063231468201},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.6909276247024536},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.642837405204773},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6051914691925049},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5228784084320068},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5088601112365723},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.4927678406238556},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.4787518382072449},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.47599923610687256},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4625818729400635},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4424193501472473},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4391043782234192},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.423734188079834},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42002034187316895},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3891041874885559},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.33568572998046875},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2568642199039459},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2537437677383423},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2508023977279663},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.24737539887428284},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21236789226531982},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.184697687625885},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18346932530403137},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.173797607421875},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1584002673625946},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.12802115082740784},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/277044.277148","doi":"https://doi.org/10.1145/277044.277148","is_oa":true,"landing_page_url":"https://doi.org/10.1145/277044.277148","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/277044.277148","source":{"id":"https://openalex.org/S4210231368","display_name":"ACM/IEEE Design Automation Conference (DAC)","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 35th annual conference on Design automation conference - DAC '98","raw_type":"proceedings-article"},{"id":"doi:10.1109/dac.1998.724501","doi":"https://doi.org/10.1109/dac.1998.724501","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dac.1998.724501","pdf_url":null,"source":{"id":"https://openalex.org/S4210231368","display_name":"ACM/IEEE Design Automation Conference (DAC)","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.64.182","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.64.182","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.sigda.org/Archives/ProceedingArchives/Dac/Dac98/papers/1998/dac98/pdffiles/23_5.pdf","raw_type":"text"}],"best_oa_location":{"id":"doi:10.1145/277044.277148","doi":"https://doi.org/10.1145/277044.277148","is_oa":true,"landing_page_url":"https://doi.org/10.1145/277044.277148","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/277044.277148","source":{"id":"https://openalex.org/S4210231368","display_name":"ACM/IEEE Design Automation Conference (DAC)","issn_l":"0738-100X","issn":["0738-100X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 35th annual conference on Design automation conference - DAC '98","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.6773999929428101,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1998626486.pdf","grobid_xml":"https://content.openalex.org/works/W1998626486.grobid-xml"},"referenced_works_count":28,"referenced_works":["https://openalex.org/W1556317178","https://openalex.org/W1984588379","https://openalex.org/W2011039300","https://openalex.org/W2018899219","https://openalex.org/W2020905312","https://openalex.org/W2058563074","https://openalex.org/W2099862433","https://openalex.org/W2117780464","https://openalex.org/W2119215194","https://openalex.org/W2120599026","https://openalex.org/W2121424172","https://openalex.org/W2127963031","https://openalex.org/W2130224727","https://openalex.org/W2136728320","https://openalex.org/W2140897435","https://openalex.org/W2141778003","https://openalex.org/W2148535958","https://openalex.org/W2148965114","https://openalex.org/W2164456300","https://openalex.org/W2171002526","https://openalex.org/W2171698844","https://openalex.org/W4235741854","https://openalex.org/W4246830553","https://openalex.org/W4247857470","https://openalex.org/W4250174872","https://openalex.org/W4254557149","https://openalex.org/W4254660551","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2143827795","https://openalex.org/W1794914296","https://openalex.org/W7117960018","https://openalex.org/W3036006629","https://openalex.org/W2171509020","https://openalex.org/W2141030947","https://openalex.org/W2140896055","https://openalex.org/W2348937763","https://openalex.org/W2176610036","https://openalex.org/W1536639642"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,40,103,116],"timing":[3,30,63,89],"and":[4,18,29,35,59,96],"crosstalk":[5,28],"driven":[6],"router":[7],"for":[8,108,111],"the":[9,27,49,82],"chip":[10],"assembly":[11],"task":[12],"that":[13],"is":[14,69,79],"applied":[15],"between":[16],"global":[17,50],"detailed":[19],"routing.":[20],"Our":[21,43],"new":[22],"approach":[23],"aims":[24],"to":[25,80],"process":[26],"constraints":[31],"by":[32,92],"ordering":[33,95],"nets":[34,86],"tuning":[36,93],"wire":[37,99,112],"spacing":[38],"in":[39,54],"quantitative":[41],"way.":[42],"graph-based":[44],"optimizer":[45],"preroutes":[46],"wires":[47],"on":[48],"routing":[51],"grids":[52],"incrementally":[53],"two":[55],"stages-net":[56],"order":[57],"assignment":[58],"space":[60],"relaxation.":[61],"The":[62,77],"delay":[64,106,118],"of":[65,84],"each":[66],"critical":[67,85],"path":[68],"calculated":[70],"taking":[71],"into":[72],"account":[73],"interconnect":[74,121],"coupling":[75],"capacitance.":[76],"objective":[78],"reduce":[81],"delays":[83],"with":[87],"negative":[88],"slack":[90],"values,":[91],"net":[94],"adding":[97],"extra":[98],"spacing.":[100],"It":[101],"shows":[102],"remarkable":[104],"8.4-25%":[105],"reduction":[107,119],"MCNC":[109],"benchmarks":[110],"geometric":[113],"ratio=2.0,":[114],"against":[115],"33%":[117],"if":[120],"interference":[122],"disappear.":[123]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-11-08T12:12:28.789561","created_date":"2016-06-24T00:00:00"}