{"id":"https://openalex.org/W1997205202","doi":"https://doi.org/10.1109/jssc.1983.1052029","title":"Minimization of charge transfer errors in switched-capacitor stages","display_name":"Minimization of charge transfer errors in switched-capacitor stages","publication_year":1983,"publication_date":"1983-12-01","ids":{"openalex":"https://openalex.org/W1997205202","doi":"https://doi.org/10.1109/jssc.1983.1052029","mag":"1997205202"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.1983.1052029","doi":"https://doi.org/10.1109/jssc.1983.1052029","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.1983.1052029","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041270383","display_name":"Hans W. Klein","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H.-W. Klein","raw_affiliation_strings":["Institut fur Theoretische Elektrotechnik, Rheinisch-Westfalische Technische Hochschule Aachen, Aachen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut fur Theoretische Elektrotechnik, Rheinisch-Westfalische Technische Hochschule Aachen, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019054803","display_name":"Walter L. Engl","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"W.L. Engl","raw_affiliation_strings":["Institut fur Theoretische Elektrotechnik, Rheinisch-Westfalische Technische Hochschule Aachen, Aachen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut fur Theoretische Elektrotechnik, Rheinisch-Westfalische Technische Hochschule Aachen, Aachen, Germany","institution_ids":["https://openalex.org/I887968799"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.5519,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.65008678,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"18","issue":"6","first_page":"764","last_page":"766"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/switched-capacitor-circuits","display_name":"switched-capacitor circuits","score":0.8270000219345093},{"id":"https://openalex.org/keywords/dynamic-biasing","display_name":"dynamic biasing","score":0.8069999814033508},{"id":"https://openalex.org/keywords/two-stage-amplifier","display_name":"two-stage amplifier","score":0.8790000081062317},{"id":"https://openalex.org/keywords/power-efficiency","display_name":"power efficiency","score":0.9079999923706055},{"id":"https://openalex.org/keywords/driver-capabilities","display_name":"driver capabilities","score":0.9070000052452087},{"id":"https://openalex.org/keywords/standard-cell-design","display_name":"standard cell design","score":0.6359999775886536}],"concepts":[{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.8418422937393188},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.7275434732437134},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.7096405029296875},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.6287738680839539},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.593940019607544},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5282634496688843},{"id":"https://openalex.org/C188082385","wikidata":"https://www.wikidata.org/wiki/Q73792","display_name":"Charge (physics)","level":2,"score":0.5247876048088074},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.5146995186805725},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.47198206186294556},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.46352487802505493},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45603761076927185},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.435257226228714},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4162042438983917},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40002748370170593},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3668745756149292},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2390584647655487},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2192886769771576},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20826935768127441},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.1983.1052029","doi":"https://doi.org/10.1109/jssc.1983.1052029","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.1983.1052029","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1981600607","https://openalex.org/W2055182299","https://openalex.org/W2094885301","https://openalex.org/W2987599063","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2047247819","https://openalex.org/W2048601783","https://openalex.org/W7065435834","https://openalex.org/W7096839796","https://openalex.org/W2144158928","https://openalex.org/W2127205328","https://openalex.org/W1603714209","https://openalex.org/W2982643835","https://openalex.org/W2346639485","https://openalex.org/W1970376966"],"abstract_inverted_index":{"A":[0],"method":[1,51],"of":[2,4,16],"minimization":[3],"charge":[5],"transfer":[6],"errors":[7],"in":[8,23],"switched-capacitor":[9],"stages":[10],"by":[11],"optimizing":[12],"the":[13],"operating":[14],"point":[15],"CMOS":[17],"amplifiers":[18,37],"is":[19],"presented.":[20],"This":[21],"results":[22],"fewer":[24],"errors,":[25],"higher":[26],"power":[27],"efficiency,":[28],"and":[29,35],"increased":[30],"driver":[31],"capability;":[32],"both":[33],"one-":[34],"two-stage":[36],"can":[38],"be":[39],"optimized.":[40],"Additional":[41],"error":[42],"reductions":[43],"due":[44],"to":[45],"dynamic":[46],"biasing":[47],"are":[48,59],"investigated.":[49],"The":[50],"presented":[52],"reduces":[53],"design":[54],"time":[55],"if":[56],"standard":[57],"cells":[58],"used.":[60]},"counts_by_year":[],"updated_date":"2026-10-30T12:39:25.321706","created_date":"2016-06-24T00:00:00"}