{"id":"https://openalex.org/W1996530188","doi":"https://doi.org/10.1109/tencon.2007.4429055","title":"Bus coding to minimize redundant bit transitions","display_name":"Bus coding to minimize redundant bit transitions","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W1996530188","doi":"https://doi.org/10.1109/tencon.2007.4429055","mag":"1996530188"},"language":"en","primary_location":{"id":"doi:10.1109/tencon.2007.4429055","doi":"https://doi.org/10.1109/tencon.2007.4429055","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tencon.2007.4429055","pdf_url":null,"source":{"id":"https://openalex.org/S4363607986","display_name":"IEEE Region 10 Conference (TENCON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"TENCON 2007 - 2007 IEEE Region 10 Conference","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040967193","display_name":"K. S. Sainarayanan","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I64189192","display_name":"International Institute of Information Technology, Hyderabad","ror":"https://ror.org/05f11g639","country_code":"IN","type":"education","lineage":["https://openalex.org/I64189192"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"K S Sainarayanan","raw_affiliation_strings":["Center for VLSI and Embedded System Technologies, International Institute of Information Technology, Hyderabad, India","Int. Inst. of Inf. Technol., Hyderabad"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for VLSI and Embedded System Technologies, International Institute of Information Technology, Hyderabad, India","institution_ids":["https://openalex.org/I64189192"]},{"raw_affiliation_string":"Int. Inst. of Inf. Technol., Hyderabad","institution_ids":["https://openalex.org/I64189192"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005795992","display_name":"Chittarsu Raghunandan","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I64189192","display_name":"International Institute of Information Technology, Hyderabad","ror":"https://ror.org/05f11g639","country_code":"IN","type":"education","lineage":["https://openalex.org/I64189192"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"C Raghunandan","raw_affiliation_strings":["Center for VLSI and Embedded System Technologies, International Institute of Information Technology, Hyderabad, India","Int. Inst. of Inf. Technol., Hyderabad"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for VLSI and Embedded System Technologies, International Institute of Information Technology, Hyderabad, India","institution_ids":["https://openalex.org/I64189192"]},{"raw_affiliation_string":"Int. Inst. of Inf. Technol., Hyderabad","institution_ids":["https://openalex.org/I64189192"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042909873","display_name":"J. V. R. Ravindra","orcid":"https://orcid.org/0000-0001-7636-1791","observed_orcids":["https://orcid.org/0000-0001-7636-1791"]},"institutions":[{"id":"https://openalex.org/I64189192","display_name":"International Institute of Information Technology, Hyderabad","ror":"https://ror.org/05f11g639","country_code":"IN","type":"education","lineage":["https://openalex.org/I64189192"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"J V R Ravindra","raw_affiliation_strings":["Center for VLSI and Embedded System Technologies, International Institute of Information Technology, Hyderabad, India","Int. Inst. of Inf. Technol., Hyderabad"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for VLSI and Embedded System Technologies, International Institute of Information Technology, Hyderabad, India","institution_ids":["https://openalex.org/I64189192"]},{"raw_affiliation_string":"Int. Inst. of Inf. Technol., Hyderabad","institution_ids":["https://openalex.org/I64189192"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101945130","display_name":"M.B. Srinivas","orcid":"https://orcid.org/0000-0003-3820-0561","observed_orcids":["https://orcid.org/0000-0003-3820-0561"]},"institutions":[{"id":"https://openalex.org/I64189192","display_name":"International Institute of Information Technology, Hyderabad","ror":"https://ror.org/05f11g639","country_code":"IN","type":"education","lineage":["https://openalex.org/I64189192"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M B Srinivas","raw_affiliation_strings":["Center for VLSI and Embedded System Technologies, International Institute of Information Technology, Hyderabad, India","Int. Inst. of Inf. Technol., Hyderabad"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for VLSI and Embedded System Technologies, International Institute of Information Technology, Hyderabad, India","institution_ids":["https://openalex.org/I64189192"]},{"raw_affiliation_string":"Int. Inst. of Inf. Technol., Hyderabad","institution_ids":["https://openalex.org/I64189192"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I64189192"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.08096361,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.0019000000320374966,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.001500000013038516,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-dissipation","display_name":"power dissipation","score":0.5070000290870667},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.48899999260902405},{"id":"https://openalex.org/keywords/encoder-and-decoder-design","display_name":"encoder and decoder design","score":0.5569999814033508},{"id":"https://openalex.org/keywords/130-nm-cmos","display_name":"130 nm CMOS","score":0.8730000257492065}],"concepts":[{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.7365710735321045},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7006345987319946},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.6940212249755859},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.6622721552848816},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5710911750793457},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5239018201828003},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5083851218223572},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.44495052099227905},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4425247311592102},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4106505811214447},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4101276695728302},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34549206495285034},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29465460777282715},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19842708110809326},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19575035572052002},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09552809596061707},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tencon.2007.4429055","doi":"https://doi.org/10.1109/tencon.2007.4429055","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tencon.2007.4429055","pdf_url":null,"source":{"id":"https://openalex.org/S4363607986","display_name":"IEEE Region 10 Conference (TENCON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"TENCON 2007 - 2007 IEEE Region 10 Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8970999717712402,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"},{"score":0.5690000057220459,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W23043452","https://openalex.org/W1523576321","https://openalex.org/W1548680868","https://openalex.org/W1989783841","https://openalex.org/W2030395783","https://openalex.org/W2030865764","https://openalex.org/W2100263973","https://openalex.org/W2111900663","https://openalex.org/W2117127294","https://openalex.org/W2124261375","https://openalex.org/W2137208570","https://openalex.org/W2142139882","https://openalex.org/W2145941625","https://openalex.org/W2153128082","https://openalex.org/W2165072326","https://openalex.org/W2165178323","https://openalex.org/W2171977658","https://openalex.org/W4212967148","https://openalex.org/W4252360343","https://openalex.org/W4254375971"],"related_works":["https://openalex.org/W2132923218","https://openalex.org/W2125605092","https://openalex.org/W2124261375","https://openalex.org/W2110113956","https://openalex.org/W2098560390","https://openalex.org/W2215364148","https://openalex.org/W7097262525","https://openalex.org/W121111108","https://openalex.org/W2968148903","https://openalex.org/W2911776328"],"abstract_inverted_index":{"This":[0,52],"paper":[1,53],"presents":[2],"a":[3,55],"bus":[4],"coding":[5,97],"approach":[6],"to":[7,42,63,69],"minimize":[8],"power":[9,83,109],"while":[10],"charging":[11],"and":[12,28,93,107],"discharging":[13],"of":[14,45,95],"node":[15],"capacitances.":[16],"Previous":[17],"methods":[18,38],"aim":[19],"at":[20],"reducing":[21],"the":[22,26,36,46,59,64,73,80,86,108],"transitions":[23],"by":[24,35,71,85],"encoding":[25,70],"data":[27],"adding":[29],"redundant":[30],"bits.":[31],"The":[32,91],"energy":[33,60],"saved":[34],"previous":[37],"was":[39],"constrained":[40],"due":[41,62,68],"transition":[43],"activity":[44],"extra":[47,65],"lines":[48],"appended":[49],"during":[50],"encoding.":[51],"proposes":[54],"method":[56],"for":[57],"minimizing":[58],"dissipation":[61],"bits":[66],"added":[67],"modifying":[72],"existing":[74],"schemes.":[75],"Experimental":[76],"results":[77],"prove":[78],"that":[79],"improvement":[81],"in":[82],"saving":[84],"proposed":[87],"modification":[88],"is":[89],"significant.":[90],"encoder":[92],"decoder":[94],"various":[96],"schemes":[98],"has":[99,111],"been":[100,112],"designed":[101],"using":[102],"130nm":[103],"TSMC":[104],"CMOS":[105],"library":[106],"overhead":[110],"reported.":[113]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-11-03T10:50:19.383937","created_date":"2016-06-24T00:00:00"}