{"id":"https://openalex.org/W1995754226","doi":"https://doi.org/10.1093/ietisy/e90-d.12.1939","title":"Multiple Sequence Alignment Based on Dynamic Programming Using FPGA","display_name":"Multiple Sequence Alignment Based on Dynamic Programming Using FPGA","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W1995754226","doi":"https://doi.org/10.1093/ietisy/e90-d.12.1939","mag":"1995754226"},"language":"en","primary_location":{"id":"doi:10.1093/ietisy/e90-d.12.1939","doi":"https://doi.org/10.1093/ietisy/e90-d.12.1939","is_oa":false,"landing_page_url":"https://doi.org/10.1093/ietisy/e90-d.12.1939","pdf_url":null,"source":{"id":"https://openalex.org/S2486202937","display_name":"IEICE Transactions on Information and Systems","issn_l":"0916-8532","issn":["0916-8532","1745-1361"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-c","jufo-1","norway-1","poland-20","russia-white-list-3"],"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Information and Systems","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058525589","display_name":"Shingo Masuno","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. MASUNO","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"T. MARUYAMA","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"T. MARUYAMA","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069123778","display_name":"Yoshihiro Yamaguchi","orcid":"https://orcid.org/0000-0003-4663-6963","observed_orcids":["https://orcid.org/0000-0003-4663-6963"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Y. YAMAGUCHI","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5080907178","display_name":"Akihiko Konagaya","orcid":"https://orcid.org/0000-0001-6846-7449","observed_orcids":["https://orcid.org/0000-0001-6846-7449"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. KONAGAYA","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3033,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.83303681,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"E90-D","issue":"12","first_page":"1939","last_page":"1946"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7470999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7470999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10015","display_name":"Genomics and Phylogenetic Studies","score":0.07000000029802322,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.061000000685453415,"subfield":{"id":"https://openalex.org/subfields/2614","display_name":"Theoretical Computer Science"},"field":{"id":"https://openalex.org/fields/26","display_name":"Mathematics"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiple-sequence-alignment","display_name":"multiple sequence alignment","score":1.0},{"id":"https://openalex.org/keywords/dynamic-programming","display_name":"dynamic programming","score":0.878000020980835},{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.640999972820282},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"hardware acceleration","score":0.8100000023841858},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"reconfigurable computing","score":0.6060000061988831},{"id":"https://openalex.org/keywords/parallelism","display_name":"parallelism","score":0.6140000224113464},{"id":"https://openalex.org/keywords/sequence-similarity","display_name":"sequence similarity","score":0.4740000069141388},{"id":"https://openalex.org/keywords/fpga-reconfiguration","display_name":"FPGA reconfiguration","score":0.3779999911785126}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.9056198000907898},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8504523634910583},{"id":"https://openalex.org/C88031987","wikidata":"https://www.wikidata.org/wiki/Q1377767","display_name":"Multiple sequence alignment","level":5,"score":0.801342248916626},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.72877037525177},{"id":"https://openalex.org/C37404715","wikidata":"https://www.wikidata.org/wiki/Q380679","display_name":"Dynamic programming","level":2,"score":0.6825022101402283},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6305489540100098},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6248997449874878},{"id":"https://openalex.org/C72802188","wikidata":"https://www.wikidata.org/wiki/Q1683352","display_name":"Smith\u2013Waterman algorithm","level":5,"score":0.5377412438392639},{"id":"https://openalex.org/C45484198","wikidata":"https://www.wikidata.org/wiki/Q827246","display_name":"Sequence alignment","level":4,"score":0.5249046087265015},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.4907861649990082},{"id":"https://openalex.org/C33676613","wikidata":"https://www.wikidata.org/wiki/Q13415176","display_name":"Dimension (graph theory)","level":2,"score":0.43629223108291626},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3116256892681122},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29180577397346497},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15855491161346436},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C167625842","wikidata":"https://www.wikidata.org/wiki/Q899763","display_name":"Peptide sequence","level":3,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1093/ietisy/e90-d.12.1939","doi":"https://doi.org/10.1093/ietisy/e90-d.12.1939","is_oa":false,"landing_page_url":"https://doi.org/10.1093/ietisy/e90-d.12.1939","pdf_url":null,"source":{"id":"https://openalex.org/S2486202937","display_name":"IEICE Transactions on Information and Systems","issn_l":"0916-8532","issn":["0916-8532","1745-1361"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-c","jufo-1","norway-1","poland-20","russia-white-list-3"],"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEICE Transactions on Information and Systems","raw_type":"journal-article"},{"id":"mag:3146569181","doi":null,"is_oa":false,"landing_page_url":"http://ci.nii.ac.jp/naid/110007538589","pdf_url":null,"source":{"id":"https://openalex.org/S2486202937","display_name":"IEICE Transactions on Information and Systems","issn_l":"0916-8532","issn":["0916-8532","1745-1361"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-c","jufo-1","norway-1","poland-20","russia-white-list-3"],"host_organization":"https://openalex.org/P4320800604","host_organization_name":"Institute of Electronics, Information and Communication Engineers","host_organization_lineage":["https://openalex.org/P4320800604"],"host_organization_lineage_names":["Institute of Electronics, Information and Communication Engineers"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"IEICE Transactions on Information and Systems","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W8910992","https://openalex.org/W1553022655","https://openalex.org/W1559959829","https://openalex.org/W1998139877","https://openalex.org/W2015292449","https://openalex.org/W2047923658","https://openalex.org/W2055043387","https://openalex.org/W2087064593","https://openalex.org/W2106882534","https://openalex.org/W2133084549","https://openalex.org/W2142599417","https://openalex.org/W2143210482","https://openalex.org/W2148311769","https://openalex.org/W2150894856","https://openalex.org/W2158714788","https://openalex.org/W2167408328"],"related_works":["https://openalex.org/W2133084549","https://openalex.org/W1559959829","https://openalex.org/W2081415895","https://openalex.org/W1553022655","https://openalex.org/W2903833844","https://openalex.org/W2123629203","https://openalex.org/W2577344116","https://openalex.org/W2163997137","https://openalex.org/W1576825745","https://openalex.org/W2372463549"],"abstract_inverted_index":{"Multiple":[0],"sequence":[1,17],"alignment":[2,33,47,58,89,150],"problems":[3],"in":[4,116],"computational":[5],"biology":[6],"have":[7,34],"been":[8,35],"focused":[9],"recently":[10],"because":[11,52],"of":[12,16,41,53,147],"the":[13,27,54,145],"rapid":[14],"growth":[15],"databases.":[18],"By":[19],"computing":[20],"alignment,":[21,109,175],"we":[22,71,142],"can":[23,143],"understand":[24],"similarity":[25],"among":[26,59],"sequences.":[28],"Many":[29],"hardware":[30,66],"systems":[31],"for":[32,45,85,106,149,173,179],"proposed":[36],"to":[37,56,123],"date,":[38],"but":[39],"most":[40],"them":[42],"are":[43],"designed":[44],"two-dimensional":[46,131],"(alignment":[48],"between":[49],"two":[50,62,113],"sequences)":[51],"complexity":[55],"calculate":[57],"more":[60,86],"than":[61,87],"sequences":[63],"under":[64],"limited":[65],"resources.":[67],"In":[68,94,121],"this":[69,140],"paper,":[70],"describe":[72],"a":[73,82,128],"compact":[74],"system":[75,156],"with":[76,127,157,166],"an":[77],"off-the-shelf":[78],"FPGA":[79],"board":[80],"and":[81,110,151,176],"host":[83],"computer":[84],"three-dimensional":[88],"based":[90],"on":[91],"dynamic":[92,132],"programming.":[93],"our":[95],"approach,":[96,141],"high":[97,153],"performance":[98],"is":[99,134],"achieved":[100],"(1)":[101],"by":[102,112,119],"configuring":[103],"optimal":[104],"circuit":[105],"each":[107,117],"dimensional":[108],"(2)":[111],"phase":[114],"search":[115,126],"dimension":[118],"reconfiguration.":[120],"order":[122],"realize":[124],"multidimensional":[125],"common":[129],"architecture,":[130],"programming":[133],"repeated":[135],"along":[136],"other":[137],"dimensions.":[138],"With":[139],"minimize":[144],"size":[146],"units":[148],"achieve":[152],"parallelism.":[154],"Our":[155],"one":[158],"XC2V6000":[159],"enables":[160],"about":[161],"300-fold":[162],"speedup":[163,178],"as":[164],"compared":[165],"single":[167],"Intel":[168],"Pentium4":[169],"2":[170],"GHz":[171],"processor":[172],"four-dimensional":[174],"100-fold":[177],"five-dimensional":[180],"alignment.":[181]},"counts_by_year":[],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}