{"id":"https://openalex.org/W1995248109","doi":"https://doi.org/10.1145/383251.383252","title":"Processor modeling and code selection for retargetable compilation","display_name":"Processor modeling and code selection for retargetable compilation","publication_year":2001,"publication_date":"2001-07-01","ids":{"openalex":"https://openalex.org/W1995248109","doi":"https://doi.org/10.1145/383251.383252","mag":"1995248109"},"language":"en","primary_location":{"id":"doi:10.1145/383251.383252","doi":"https://doi.org/10.1145/383251.383252","is_oa":false,"landing_page_url":"https://doi.org/10.1145/383251.383252","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-b","cwts-core","dongbi-c","jufo-1","norway-1","poland-70","russia-white-list-3"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088299604","display_name":"Johan Van Praet","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Van Praet","raw_affiliation_strings":["Target Compiler Technologies N.V., Leuven, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Target Compiler Technologies N.V., Leuven, Belgium","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051012070","display_name":"Dirk Lanneer","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Lanneer","raw_affiliation_strings":["Target Compiler Technologies N.V., Leuven, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Target Compiler Technologies N.V., Leuven, Belgium","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020851867","display_name":"Werner Geurts","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"W. Geurts","raw_affiliation_strings":["Target Compiler Technologies N.V., Leuven, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Target Compiler Technologies N.V., Leuven, Belgium","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113787573","display_name":"Gert Goossens","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. Goossens","raw_affiliation_strings":["Target Compiler Technologies N.V., Leuven, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Target Compiler Technologies N.V., Leuven, Belgium","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.6287,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.89386129,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":"6","issue":"3","first_page":"277","last_page":"307"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.0024999999441206455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.000699999975040555,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/retargetable-compilation","display_name":"retargetable compilation","score":0.9350000023841858},{"id":"https://openalex.org/keywords/processor-modeling","display_name":"processor modeling","score":0.8989999890327454},{"id":"https://openalex.org/keywords/embedded-processors","display_name":"embedded processors","score":0.878000020980835},{"id":"https://openalex.org/keywords/code-choice","display_name":"code selection","score":0.7120000123977661},{"id":"https://openalex.org/keywords/code-generation","display_name":"code generation","score":0.6919999718666077},{"id":"https://openalex.org/keywords/directed-acyclic-graphs","display_name":"directed acyclic graphs","score":0.8410000205039978},{"id":"https://openalex.org/keywords/optimizing-compilers","display_name":"optimizing compilers","score":0.6430000066757202},{"id":"https://openalex.org/keywords/processor-architecture","display_name":"processor architecture","score":0.4480000138282776}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9187199473381042},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8566104769706726},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.7189671993255615},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6378372311592102},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5501585006713867},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4556293189525604},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.441893607378006},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.4178374111652374},{"id":"https://openalex.org/C164833996","wikidata":"https://www.wikidata.org/wiki/Q2323839","display_name":"Automatic parallelization","level":3,"score":0.4173164665699005},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3978123068809509},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.16982698440551758},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1674860715866089},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/383251.383252","doi":"https://doi.org/10.1145/383251.383252","is_oa":false,"landing_page_url":"https://doi.org/10.1145/383251.383252","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-b","cwts-core","dongbi-c","jufo-1","norway-1","poland-70","russia-white-list-3"],"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.134.276","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.134.276","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.retarget.com/doc/vanpraet-todaes0107.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W32524044","https://openalex.org/W272982077","https://openalex.org/W1491178396","https://openalex.org/W1505180452","https://openalex.org/W1541457918","https://openalex.org/W1549987634","https://openalex.org/W1551597857","https://openalex.org/W1559909273","https://openalex.org/W1851415785","https://openalex.org/W1981565634","https://openalex.org/W2011039300","https://openalex.org/W2053913299","https://openalex.org/W2062868730","https://openalex.org/W2098446677","https://openalex.org/W2112537029","https://openalex.org/W2120525597","https://openalex.org/W2122439715","https://openalex.org/W2136285318","https://openalex.org/W2144230665","https://openalex.org/W2613278123","https://openalex.org/W4214573907","https://openalex.org/W4230108463","https://openalex.org/W4233649183"],"related_works":["https://openalex.org/W7097820652","https://openalex.org/W4244027296","https://openalex.org/W2007894850","https://openalex.org/W7100377880","https://openalex.org/W6962873186","https://openalex.org/W2150245641","https://openalex.org/W2100368493","https://openalex.org/W2059056208","https://openalex.org/W1954375898","https://openalex.org/W11363252"],"abstract_inverted_index":{"Embedded":[0],"processors":[1],"in":[2],"electronic":[3],"systems":[4],"typically":[5],"are":[6],"tuned":[7],"to":[8,90],"a":[9,21,40,60,96],"few":[10],"applications.":[11],"Development":[12],"of":[13,29,53,87,110,116],"processor-specific":[14],"compilers":[15],"is":[16,108],"prohibitively":[17],"expensive":[18],"and,":[19],"as":[20,82],"result,":[22],"such":[23],"compilers,":[24],"if":[25],"existing,":[26],"yield":[27],"code":[28,36,79,100],"an":[30,54,88],"unacceptable":[31],"quality.":[32],"To":[33],"improve":[34],"this":[35,67,91,104],"quality,":[37],"we":[38],"developed":[39],"processor":[41,73,105],"model":[42],"that":[43,107],"captures":[44],"the":[45,47,71,78,84],"connectivity,":[46],"parallelism,":[48],"and":[49,62,75],"all":[50],"architectural":[51],"peculiarities":[52],"embedded":[55],"processor.":[56],"We":[57,69,93],"also":[58,94],"implemented":[59],"retargetable":[61],"optimizing":[63],"compiler":[64],"working":[65],"on":[66,103],"model.":[68,92],"present":[70,95],"graph-based":[72],"model,":[74,106],"formally":[76],"define":[77],"generation":[80],"task":[81],"binding":[83],"intermediate":[85],"representation":[86],"application":[89],"new":[97],"method":[98],"for":[99],"selection,":[101],"based":[102],"capable":[109],"handling":[111],"directed":[112],"acyclic":[113],"graphs":[114],"instead":[115],"trees.":[117]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-11-12T12:28:57.059296","created_date":"2016-06-24T00:00:00"}