{"id":"https://openalex.org/W1993473329","doi":"https://doi.org/10.1145/17356.17395","title":"Pseudo MIMD array processor\u2014AAP2","display_name":"Pseudo MIMD array processor\u2014AAP2","publication_year":1986,"publication_date":"1986-05-01","ids":{"openalex":"https://openalex.org/W1993473329","doi":"https://doi.org/10.1145/17356.17395","mag":"1993473329"},"language":"en","primary_location":{"id":"doi:10.1145/17356.17395","doi":"https://doi.org/10.1145/17356.17395","is_oa":false,"landing_page_url":"https://doi.org/10.1145/17356.17395","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"T. Kondo","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Kondo","raw_affiliation_strings":["NTT Electrical Communications Laboratories, 3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa 243-01, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NTT Electrical Communications Laboratories, 3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa 243-01, Japan","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082567329","display_name":"Toshio Tsuchiya","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Tsuchiya","raw_affiliation_strings":["NTT Electrical Communications Laboratories, 3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa 243-01, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NTT Electrical Communications Laboratories, 3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa 243-01, Japan","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017993257","display_name":"Toshihiro Kitamura","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Kitamura","raw_affiliation_strings":["NTT Electrical Communications Laboratories, 3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa 243-01, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NTT Electrical Communications Laboratories, 3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa 243-01, Japan","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084193315","display_name":"Yoshi Sugiyama","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Sugiyama","raw_affiliation_strings":["NTT Electrical Communications Laboratories, 3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa 243-01, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NTT Electrical Communications Laboratories, 3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa 243-01, Japan","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031412686","display_name":"Tsukasa Kimura","orcid":"https://orcid.org/0000-0002-9618-1701","observed_orcids":["https://orcid.org/0000-0002-9618-1701"]},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Kimura","raw_affiliation_strings":["NTT Electrical Communications Laboratories, 3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa 243-01, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NTT Electrical Communications Laboratories, 3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa 243-01, Japan","institution_ids":["https://openalex.org/I2251713219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I2251713219"],"apc_list":null,"apc_paid":null,"fwci":1.8786,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.85422575,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":"14","issue":"2","first_page":"330","last_page":"337"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9467999935150146,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9467999935150146,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.03359999880194664,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.005400000140070915,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/array-processors","display_name":"array processors","score":0.7419999837875366},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.45399999618530273},{"id":"https://openalex.org/keywords/lsi","display_name":"LSI","score":0.574999988079071},{"id":"https://openalex.org/keywords/massively-parallel-processing","display_name":"massively parallel computing","score":0.796999990940094},{"id":"https://openalex.org/keywords/pipelined-processing","display_name":"pipeline processing","score":0.9800000190734863},{"id":"https://openalex.org/keywords/image-processing","display_name":"image processing","score":0.6740000247955322},{"id":"https://openalex.org/keywords/cad-applications","display_name":"CAD applications","score":0.7910000085830688}],"concepts":[{"id":"https://openalex.org/C21032095","wikidata":"https://www.wikidata.org/wiki/Q1149237","display_name":"MIMD","level":2,"score":0.9758199453353882},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8155198097229004},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.744361162185669},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.700204610824585},{"id":"https://openalex.org/C2776189500","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Processor array","level":2,"score":0.6566552519798279},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6255989074707031},{"id":"https://openalex.org/C161824985","wikidata":"https://www.wikidata.org/wiki/Q919509","display_name":"Vector processor","level":2,"score":0.45258060097694397},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.4373343884944916},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41356784105300903},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4132583737373352}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/17356.17395","doi":"https://doi.org/10.1145/17356.17395","is_oa":false,"landing_page_url":"https://doi.org/10.1145/17356.17395","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1977009053","https://openalex.org/W2013259664","https://openalex.org/W2060346092","https://openalex.org/W2064478432","https://openalex.org/W2119241866","https://openalex.org/W2154467100","https://openalex.org/W4242049182"],"related_works":["https://openalex.org/W2060346092","https://openalex.org/W2026131169","https://openalex.org/W2154467100","https://openalex.org/W4327487002","https://openalex.org/W2033070950","https://openalex.org/W1994593330","https://openalex.org/W2117444754","https://openalex.org/W2051030878","https://openalex.org/W195576614","https://openalex.org/W2004731588"],"abstract_inverted_index":{"A":[0,82],"highly":[1,83],"integrated":[2,84],"array":[3,18,37,85,100,119],"processor":[4,19,86,101],"(AAP2)-LSI":[5,87],"has":[6,88],"been":[7,89],"developed.":[8,90],"After":[9,91],"the":[10,16,26,33,74,92,98,108,115,156],"past":[11,93],"3":[12,94],"years":[13,95],"study":[14,96],"on":[15,25,97,107],"adaptive":[17,99],"1":[20,102],"(AAP1),":[21,103],"a":[22,57,104,139],"challenging":[23,105],"improvements":[24,106],"SIMD's":[27,109],"restraints":[28,110],"are":[29,111],"achieved":[30,112],"by":[31,113],"using":[32,114],"AAP2-LSI.":[34,116],"The":[35,62,117,144],"AAP2":[36,63,118,145],"system":[38,120],"makes":[39,121],"it":[40,122],"possible":[41,123],"to":[42,124],"carry":[43,125],"out":[44,126],"wideband":[45,127],"modifiable":[46,128],"operation":[47,129],"(pseudo":[48,130],"MIMD).":[49,131],"Furthermore,":[50,132],"each":[51,133],"PE":[52,134],"is":[53,71,135,153],"capable":[54,136],"of":[55,60,76,137,142,158],"supporting":[56,138],"large":[58,140],"amount":[59,141],"memory.":[61,143],"potential":[64,146],"for":[65,147],"massively,":[66,148],"parallel":[67,149],"and":[68,79,150,161],"pipelined":[69,151],"processing":[70,78,152,160],"discussed":[72,154],"in":[73,155],"field":[75,157],"image":[77,159],"CAD":[80,162],"applications.":[81,163]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2016-06-24T00:00:00"}