{"id":"https://openalex.org/W1992425642","doi":"https://doi.org/10.1016/j.micpro.2012.12.001","title":"VLSI architecture for parallel radix-4 CORDIC","display_name":"VLSI architecture for parallel radix-4 CORDIC","publication_year":2012,"publication_date":"2012-12-12","ids":{"openalex":"https://openalex.org/W1992425642","doi":"https://doi.org/10.1016/j.micpro.2012.12.001","mag":"1992425642"},"language":"en","primary_location":{"id":"doi:10.1016/j.micpro.2012.12.001","doi":"https://doi.org/10.1016/j.micpro.2012.12.001","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.micpro.2012.12.001","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-b","jufo-1","poland-40","russia-white-list-2"],"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010044632","display_name":"B. Lakshmi","orcid":"https://orcid.org/0000-0002-0376-5602","observed_orcids":["https://orcid.org/0000-0002-0376-5602"]},"institutions":[{"id":"https://openalex.org/I121750182","display_name":"National Institute of Technology Warangal","ror":"https://ror.org/017ebfz38","country_code":"IN","type":"education","lineage":["https://openalex.org/I121750182"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"B. Lakshmi","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology, Warangal, Andhra Pradesh 506004, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology, Warangal, Andhra Pradesh 506004, India","institution_ids":["https://openalex.org/I121750182"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034075191","display_name":"Anindya Sundar Dhar","orcid":"https://orcid.org/0000-0001-5288-4715","observed_orcids":["https://orcid.org/0000-0001-5288-4715"]},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"A.S. Dhar","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, West Bengal 721302, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, West Bengal 721302, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5010044632","https://openalex.org/A5034075191"],"corresponding_institution_ids":["https://openalex.org/I121750182","https://openalex.org/I145894827"],"apc_list":{"value":2290,"currency":"USD","value_usd":2290},"apc_paid":null,"fwci":1.3736,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.80203699,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"37","issue":"1","first_page":"79","last_page":"86"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.006399999838322401,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0010999999940395355,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cordic-algorithm","display_name":"CORDIC algorithm","score":0.996999979019165},{"id":"https://openalex.org/keywords/vlsi-architecture","display_name":"VLSI architecture","score":0.9769999980926514},{"id":"https://openalex.org/keywords/trigonometric-functions","display_name":"trigonometric functions","score":0.8529999852180481},{"id":"https://openalex.org/keywords/scalable-architecture","display_name":"scalable architecture","score":0.5529999732971191},{"id":"https://openalex.org/keywords/latency","display_name":"latency","score":0.4259999990463257},{"id":"https://openalex.org/keywords/90-nm-cmos","display_name":"90 nm CMOS","score":0.7850000262260437},{"id":"https://openalex.org/keywords/area-time-tradeoff","display_name":"area-time tradeoff","score":0.5759999752044678}],"concepts":[{"id":"https://openalex.org/C58870171","wikidata":"https://www.wikidata.org/wiki/Q116076","display_name":"CORDIC","level":3,"score":0.8826214075088501},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8306359052658081},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6977919340133667},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6580626368522644},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5253695249557495},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5164892673492432},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46102768182754517},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.34992706775665283},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2866551876068115},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12807312607765198}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/j.micpro.2012.12.001","doi":"https://doi.org/10.1016/j.micpro.2012.12.001","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.micpro.2012.12.001","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-b","jufo-1","poland-40","russia-white-list-2"],"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W124596592","https://openalex.org/W1578458555","https://openalex.org/W1810020504","https://openalex.org/W1966394092","https://openalex.org/W1967043386","https://openalex.org/W1970216854","https://openalex.org/W1980480435","https://openalex.org/W1984161866","https://openalex.org/W1985956780","https://openalex.org/W1994043056","https://openalex.org/W2003263914","https://openalex.org/W2012300766","https://openalex.org/W2017237877","https://openalex.org/W2028241560","https://openalex.org/W2048482282","https://openalex.org/W2068246220","https://openalex.org/W2073730792","https://openalex.org/W2073957710","https://openalex.org/W2074879714","https://openalex.org/W2089607228","https://openalex.org/W2102577205","https://openalex.org/W2103110226","https://openalex.org/W2105848320","https://openalex.org/W2115452265","https://openalex.org/W2124907183","https://openalex.org/W2126730305","https://openalex.org/W2127123597","https://openalex.org/W2127588446","https://openalex.org/W2127871910","https://openalex.org/W2141634973","https://openalex.org/W2159593207","https://openalex.org/W2170618268","https://openalex.org/W2171696851","https://openalex.org/W2916844179"],"related_works":["https://openalex.org/W2081903813","https://openalex.org/W1967043386","https://openalex.org/W2009985153","https://openalex.org/W2740941027","https://openalex.org/W2537699672","https://openalex.org/W2103110226","https://openalex.org/W4389091287","https://openalex.org/W2514761524","https://openalex.org/W1970216854","https://openalex.org/W2140800620"],"abstract_inverted_index":null,"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3}],"updated_date":"2026-10-30T12:39:25.321706","created_date":"2016-06-24T00:00:00"}