{"id":"https://openalex.org/W1991991600","doi":"https://doi.org/10.1109/isscc.2014.6757356","title":"5.4 Ivytown: A 22nm 15-core enterprise Xeon\u00ae processor family","display_name":"5.4 Ivytown: A 22nm 15-core enterprise Xeon\u00ae processor family","publication_year":2014,"publication_date":"2014-02-01","ids":{"openalex":"https://openalex.org/W1991991600","doi":"https://doi.org/10.1109/isscc.2014.6757356","mag":"1991991600"},"language":"en","primary_location":{"id":"doi:10.1109/isscc.2014.6757356","doi":"https://doi.org/10.1109/isscc.2014.6757356","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2014.6757356","pdf_url":null,"source":{"id":"https://openalex.org/S4210210374","display_name":"Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference","issn_l":"0193-6530","issn":["0193-6530","2376-8606"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037919423","display_name":"Stefan Rusu","orcid":"https://orcid.org/0000-0002-3322-9173","observed_orcids":["https://orcid.org/0000-0002-3322-9173"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stefan Rusu","raw_affiliation_strings":["Intel, Santa Clara, CA","Intel, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032763051","display_name":"Harry Muljono","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Harry Muljono","raw_affiliation_strings":["Intel, Santa Clara, CA","Intel, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066738995","display_name":"David Ayers","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Ayers","raw_affiliation_strings":["Intel, Santa Clara, CA","Intel, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036660816","display_name":"Simon M. Tam","orcid":"https://orcid.org/0000-0003-3918-7100","observed_orcids":["https://orcid.org/0000-0003-3918-7100"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Simon Tam","raw_affiliation_strings":["Intel, Santa Clara, CA","Intel, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072395390","display_name":"Wei Chen","orcid":"https://orcid.org/0000-0003-2327-6977","observed_orcids":["https://orcid.org/0000-0003-2327-6977"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Chen","raw_affiliation_strings":["Intel, Santa Clara, CA","Intel, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Aaron Martin","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aaron Martin","raw_affiliation_strings":["Intel, Santa Clara, CA","Intel, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028164463","display_name":"Shenggao Li","orcid":"https://orcid.org/0000-0001-9296-1121","observed_orcids":["https://orcid.org/0000-0001-9296-1121"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shenggao Li","raw_affiliation_strings":["Intel, Santa Clara, CA","Intel, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108618300","display_name":"Sujal Vora","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sujal Vora","raw_affiliation_strings":["Intel, Santa Clara, CA","Intel, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024681582","display_name":"Raj Varada","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Raj Varada","raw_affiliation_strings":["Intel, Santa Clara, CA","Intel, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":null,"display_name":"Eddie Wang","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eddie Wang","raw_affiliation_strings":["Intel, Santa Clara, CA","Intel, Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":11.2406,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":{"value":0.99356331,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"102","last_page":"103"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.3917999863624573,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.3917999863624573,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.2433999925851822,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.15549999475479126,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/intel-xeon-processors","display_name":"Intel Xeon processors","score":0.6579999923706055},{"id":"https://openalex.org/keywords/floorplanning","display_name":"floorplanning","score":0.6629999876022339}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5593852400779724},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.4382122755050659},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43608349561691284},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.42607787251472473},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.41223573684692383},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36182379722595215},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3277185559272766},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20258429646492004},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19670817255973816},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc.2014.6757356","doi":"https://doi.org/10.1109/isscc.2014.6757356","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc.2014.6757356","pdf_url":null,"source":{"id":"https://openalex.org/S4210210374","display_name":"Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference","issn_l":"0193-6530","issn":["0193-6530","2376-8606"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1999903189","https://openalex.org/W2024874287","https://openalex.org/W2104196799","https://openalex.org/W2147823179","https://openalex.org/W2162517322","https://openalex.org/W6656714244","https://openalex.org/W6675779614","https://openalex.org/W6681647240"],"related_works":["https://openalex.org/W3148024018","https://openalex.org/W2079935982","https://openalex.org/W2217152984","https://openalex.org/W2018960859","https://openalex.org/W2056148264","https://openalex.org/W2793528983","https://openalex.org/W2048986308","https://openalex.org/W1996086722","https://openalex.org/W4220820361","https://openalex.org/W2539659607"],"abstract_inverted_index":{"The":[0,17,35,53,85,108,126,135,163],"next-generation":[1],"enterprise":[2],"Xeon\u00aeserver":[3],"processor":[4,36,82],"has":[5,37,130],"15":[6],"dual-threaded":[7],"64b":[8],"Ivybridge":[9],"cores":[10,109],"[1]":[11],"and":[12,30,71,96,110,142,146],"37.5MB":[13],"shared":[14],"L3":[15,112],"cache.":[16],"system":[18,33],"interface":[19],"includes":[20],"two":[21,27],"on-chip":[22],"memory":[23,28],"controllers,":[24],"each":[25],"with":[26,48,62,120],"channels":[29],"supports":[31,55],"multiple":[32],"topologies.":[34],"4.31B":[38],"transistors":[39],"in":[40,116,132,152,159],"a":[41,56,160],"high-\u03ba":[42],"metal-gate":[43],"tri-gate":[44],"22nm":[45],"CMOS":[46,149],"technology":[47],"9":[49],"metal":[50],"layers":[51],"[2].":[52],"design":[54,64],"wide":[57],"array":[58],"of":[59,118],"product":[60],"offerings":[61],"thermal":[63],"power":[65],"ranging":[66,73],"from":[67,74,170],"40":[68],"to":[69,76,104],"150W":[70],"frequencies":[72],"1.4":[75],"3.8GHz.":[77],"Fig.":[78],"5.4.1(a)":[79],"shows":[80],"the":[81,92,101,121,139,153,167,171],"block":[83],"diagram.":[84],"floorplan":[86],"(Fig.":[87],"5.4.1(b))":[88],"is":[89],"driven":[90],"by":[91],"ring":[93,122,154],"bus":[94,123,155],"routability":[95],"latency,":[97],"as":[98,100],"well":[99],"chop":[102,137,165],"requirements":[103],"smaller":[105],"core":[106],"counts.":[107],"associated":[111],"cache":[113],"are":[114,156],"organized":[115],"columns":[117],"five,":[119],"segment":[124],"embedded.":[125],"fully":[127],"populated":[128],"die":[129],"15-cores":[131],"three":[133],"columns.":[134],"10-core":[136,172],"removes":[138,166],"rightmost":[140],"3rdcolumn":[141],"its":[143],"dedicated":[144],"top":[145],"bottom":[147],"IOs.":[148],"muxes":[150],"embedded":[151],"programmably":[157],"operable":[158],"2-or-3-columns":[161],"configuration.":[162],"6-core":[164],"2ndand":[168],"4throws":[169],"die.":[173]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":12},{"year":2014,"cited_by_count":9}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2016-06-24T00:00:00"}