{"id":"https://openalex.org/W1991850765","doi":"https://doi.org/10.1016/j.micpro.2004.05.003","title":"Flexible architecture for the implementation of the two-dimensional discrete wavelet transform (2D-DWT) oriented to FPGA devices","display_name":"Flexible architecture for the implementation of the two-dimensional discrete wavelet transform (2D-DWT) oriented to FPGA devices","publication_year":2004,"publication_date":"2004-06-22","ids":{"openalex":"https://openalex.org/W1991850765","doi":"https://doi.org/10.1016/j.micpro.2004.05.003","mag":"1991850765"},"language":"en","primary_location":{"id":"doi:10.1016/j.micpro.2004.05.003","doi":"https://doi.org/10.1016/j.micpro.2004.05.003","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.micpro.2004.05.003","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-b","jufo-1","poland-40","russia-white-list-2"],"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108074571","display_name":"Ricardo J. Colom","orcid":"https://orcid.org/0000-0003-0704-4906","observed_orcids":["https://orcid.org/0000-0003-0704-4906"]},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Ricardo Jos\u00e9 Colom-Palero","raw_affiliation_strings":["Digital Systems Design Research Team, Department of Electronic Engineering, Polytechnic University of Valencia, Camino de Vera s/n, 46022 Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital Systems Design Research Team, Department of Electronic Engineering, Polytechnic University of Valencia, Camino de Vera s/n, 46022 Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038033789","display_name":"Rafael Gadea Giron\u00e9s","orcid":"https://orcid.org/0000-0003-2857-8667","observed_orcids":["https://orcid.org/0000-0003-2857-8667"]},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Rafael Gadea-Girones","raw_affiliation_strings":["Digital Systems Design Research Team, Department of Electronic Engineering, Polytechnic University of Valencia, Camino de Vera s/n, 46022 Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital Systems Design Research Team, Department of Electronic Engineering, Polytechnic University of Valencia, Camino de Vera s/n, 46022 Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049627310","display_name":"F. Ballester","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Francisco Jos\u00e9 Ballester-Merelo","raw_affiliation_strings":["Digital Systems Design Research Team, Department of Electronic Engineering, Polytechnic University of Valencia, Camino de Vera s/n, 46022 Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital Systems Design Research Team, Department of Electronic Engineering, Polytechnic University of Valencia, Camino de Vera s/n, 46022 Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072333636","display_name":"Marcos Mart\u00ednez-Peiro","orcid":"https://orcid.org/0000-0002-3854-3735","observed_orcids":["https://orcid.org/0000-0002-3854-3735"]},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Marcos Mart\u0131\u0301nez-Peiro","raw_affiliation_strings":["Digital Systems Design Research Team, Department of Electronic Engineering, Polytechnic University of Valencia, Camino de Vera s/n, 46022 Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital Systems Design Research Team, Department of Electronic Engineering, Polytechnic University of Valencia, Camino de Vera s/n, 46022 Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5108074571"],"corresponding_institution_ids":["https://openalex.org/I60053951"],"apc_list":{"value":2290,"currency":"USD","value_usd":2290},"apc_paid":null,"fwci":0.3736,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.68262006,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":97},"biblio":{"volume":"28","issue":"9","first_page":"509","last_page":"518"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.5609999895095825,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.5609999895095825,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.3594000041484833,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.035599999129772186,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/2d-discrete-wavelet-transform","display_name":"two-dimensional wavelet transform","score":0.9990000128746033},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.9700000286102295},{"id":"https://openalex.org/keywords/vlsi-architecture","display_name":"VLSI architecture","score":0.8360000252723694},{"id":"https://openalex.org/keywords/parallel-filter-structure","display_name":"parallel filter structure","score":0.9010000228881836},{"id":"https://openalex.org/keywords/distributed-control","display_name":"distributed control","score":0.8939999938011169},{"id":"https://openalex.org/keywords/scalable-architecture","display_name":"scalable architecture","score":0.5569999814033508},{"id":"https://openalex.org/keywords/real-time-video-processing","display_name":"real-time video processing","score":0.8849999904632568}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8840364217758179},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.720227837562561},{"id":"https://openalex.org/C46286280","wikidata":"https://www.wikidata.org/wiki/Q2414958","display_name":"Discrete wavelet transform","level":4,"score":0.6971081495285034},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.6014922857284546},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5149770379066467},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.4809676706790924},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45719921588897705},{"id":"https://openalex.org/C81988521","wikidata":"https://www.wikidata.org/wiki/Q676838","display_name":"Control unit","level":2,"score":0.44276660680770874},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.43605679273605347},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43374019861221313},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.41677603125572205},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4131760597229004},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.41003701090812683},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4059208035469055},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3783581554889679},{"id":"https://openalex.org/C47432892","wikidata":"https://www.wikidata.org/wiki/Q831390","display_name":"Wavelet","level":2,"score":0.35811299085617065},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2880849838256836},{"id":"https://openalex.org/C196216189","wikidata":"https://www.wikidata.org/wiki/Q2867","display_name":"Wavelet transform","level":3,"score":0.2770017385482788},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1831015646457672},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/j.micpro.2004.05.003","doi":"https://doi.org/10.1016/j.micpro.2004.05.003","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.micpro.2004.05.003","pdf_url":null,"source":{"id":"https://openalex.org/S195663827","display_name":"Microprocessors and Microsystems","issn_l":"0141-9331","issn":["0141-9331","1872-9436"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-b","jufo-1","poland-40","russia-white-list-2"],"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Microprocessors and Microsystems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1481646516","https://openalex.org/W1534157463","https://openalex.org/W1580963329","https://openalex.org/W1974267159","https://openalex.org/W2007406620","https://openalex.org/W2056175287","https://openalex.org/W2090446109","https://openalex.org/W2091920794","https://openalex.org/W2123487365","https://openalex.org/W2129173886","https://openalex.org/W2133937571","https://openalex.org/W2138555431","https://openalex.org/W2155962605","https://openalex.org/W2164320828","https://openalex.org/W2166982406","https://openalex.org/W2171381038","https://openalex.org/W6680457027","https://openalex.org/W6684083250"],"related_works":["https://openalex.org/W2077053972","https://openalex.org/W2039498995","https://openalex.org/W7097771033","https://openalex.org/W2105609117","https://openalex.org/W2532001442","https://openalex.org/W7095845231","https://openalex.org/W2099346464","https://openalex.org/W2542184237","https://openalex.org/W2114216393","https://openalex.org/W7098327021"],"abstract_inverted_index":null,"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":2}],"updated_date":"2026-11-10T11:39:43.021295","created_date":"2016-06-24T00:00:00"}