{"id":"https://openalex.org/W1991486575","doi":null,"title":"System on chip verification strategy based on FDL mechanism","display_name":"System on chip verification strategy based on FDL mechanism","publication_year":2010,"publication_date":"2010-01-01","ids":{"openalex":"https://openalex.org/W1991486575","mag":"1991486575"},"language":"en","primary_location":{"id":"mag:3143516719","doi":null,"is_oa":false,"landing_page_url":"http://yadda.icm.edu.pl/yadda/element/bwmeta1.element.ieee-000005595175","pdf_url":null,"source":{"id":"https://openalex.org/S4306512704","display_name":"ICSES 2010 International Conference on Signals and Electronic Circuits","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"ICSES 2010 International Conference on Signals and Electronic Circuits","raw_type":null},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039488441","display_name":"Andrzej Pu\u0142ka","orcid":"https://orcid.org/0000-0001-6853-3610","observed_orcids":["https://orcid.org/0000-0001-6853-3610"]},"institutions":[{"id":"https://openalex.org/I119004910","display_name":"Silesian University of Technology","ror":"https://ror.org/02dyjk442","country_code":"PL","type":"education","lineage":["https://openalex.org/I119004910"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Andrzej Pu\u0142ka","raw_affiliation_strings":["Institute of Electronics, Silesian University of Technology, ul. Akademicka 16, 44-100 Gliwice. Poland"],"raw_orcid":"https://orcid.org/0000-0001-6853-3610","affiliations":[{"raw_affiliation_string":"Institute of Electronics, Silesian University of Technology, ul. Akademicka 16, 44-100 Gliwice. Poland","institution_ids":["https://openalex.org/I119004910"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5039488441"],"corresponding_institution_ids":["https://openalex.org/I119004910"],"apc_list":null,"apc_paid":null,"fwci":0.1795,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.31125828,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"355","last_page":"358"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.948199987411499,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.948199987411499,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.04230000078678131,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.0027000000700354576,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/system-on-chip-verification","display_name":"system-on-chip verification","score":0.859000027179718},{"id":"https://openalex.org/keywords/formal-verification","display_name":"formal verification","score":0.8299999833106995},{"id":"https://openalex.org/keywords/systemverilog","display_name":"SystemVerilog","score":0.8569999933242798},{"id":"https://openalex.org/keywords/embedded-systems","display_name":"embedded systems","score":0.7369999885559082}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7731207013130188},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.5423425436019897},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5275596976280212},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.5096299648284912},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49354827404022217},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.4837794005870819},{"id":"https://openalex.org/C58166","wikidata":"https://www.wikidata.org/wiki/Q224821","display_name":"Fuzzy logic","level":2,"score":0.4616943597793579},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.4435192346572876},{"id":"https://openalex.org/C46743427","wikidata":"https://www.wikidata.org/wiki/Q1341685","display_name":"Inference engine","level":3,"score":0.41278302669525146},{"id":"https://openalex.org/C89611455","wikidata":"https://www.wikidata.org/wiki/Q6804646","display_name":"Mechanism (biology)","level":2,"score":0.41089341044425964},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.40589389204978943},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3248535990715027},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.2643348276615143},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.17114150524139404},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14551177620887756},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.10622239112854004},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"mag:3143516719","doi":null,"is_oa":false,"landing_page_url":"http://yadda.icm.edu.pl/yadda/element/bwmeta1.element.ieee-000005595175","pdf_url":null,"source":{"id":"https://openalex.org/S4306512704","display_name":"ICSES 2010 International Conference on Signals and Electronic Circuits","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"ICSES 2010 International Conference on Signals and Electronic Circuits","raw_type":null},{"id":"mag:1991486575","doi":null,"is_oa":false,"landing_page_url":"http://ieeexplore.ieee.org/iel5/5592967/5595140/05595175.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306512704","display_name":"ICSES 2010 International Conference on Signals and Electronic Circuits","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"ICSES 2010 International Conference on Signals and Electronic Circuits","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1596523797","https://openalex.org/W1826753560","https://openalex.org/W1980716740","https://openalex.org/W2001859357","https://openalex.org/W2118384416","https://openalex.org/W2141826787"],"related_works":["https://openalex.org/W1522093705","https://openalex.org/W2556100906","https://openalex.org/W1855856198","https://openalex.org/W1490819086","https://openalex.org/W7096639893","https://openalex.org/W7137502785","https://openalex.org/W2119463768","https://openalex.org/W2142381177","https://openalex.org/W3148470182","https://openalex.org/W7095742733"],"abstract_inverted_index":{"The":[0,20,35,48,67],"paper":[1],"deals":[2],"with":[3,63],"problem":[4],"of":[5,9,23,69],"the":[6,24,40,70],"formal":[7,21],"verification":[8,37,43,65],"complex":[10],"electronic":[11],"embedded":[12],"systems.":[13],"A":[14],"new":[15],"com-monsense":[16],"strategy":[17,38],"is":[18,33,46],"proposed.":[19],"methodology":[22,49,72],"inference":[25],"engine":[26],"modeling":[27],"based":[28],"on":[29,53,55],"Fuzzy":[30],"Default":[31],"Logic":[32],"given.":[34],"multistage":[36],"as":[39],"platform":[41,61],"dependent":[42],"(PDV)":[44],"toolset":[45],"defined.":[47],"has":[50],"been":[51,74],"validated":[52],"examples":[54],"a":[56],"prototype":[57],"AMBA-based":[58],"virtual":[59],"SoC":[60],"working":[62],"SystemVerilog":[64],"procedures.":[66],"advantages":[68],"presented":[71],"have":[73],"emphasized.":[75]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}