{"id":"https://openalex.org/W1990358709","doi":"https://doi.org/10.1109/jssc.2004.838010","title":"An on-chip active decoupling circuit to suppress crosstalk in deep-submicron CMOS mixed-signal SoCs","display_name":"An on-chip active decoupling circuit to suppress crosstalk in deep-submicron CMOS mixed-signal SoCs","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W1990358709","doi":"https://doi.org/10.1109/jssc.2004.838010","mag":"1990358709"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2004.838010","doi":"https://doi.org/10.1109/jssc.2004.838010","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2004.838010","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109234794","display_name":"Toshihisa Tsukada","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405274098","display_name":"Semiconductor Technology Academic Research Center (Japan)","ror":"https://ror.org/012dbhs94","country_code":"JP","type":"company","lineage":["https://openalex.org/I4405274098"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Tsukada","raw_affiliation_strings":["Semiconductor Technology Academic Research Center, Yokohama, Japan","Semicond. Technol. Acad. Res. Center, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic Research Center, Yokohama, Japan","institution_ids":["https://openalex.org/I4405274098"]},{"raw_affiliation_string":"Semicond. Technol. Acad. Res. Center, Yokohama, Japan","institution_ids":["https://openalex.org/I4405274098"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110176541","display_name":"Y. Hashimoto","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405274098","display_name":"Semiconductor Technology Academic Research Center (Japan)","ror":"https://ror.org/012dbhs94","country_code":"JP","type":"company","lineage":["https://openalex.org/I4405274098"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Hashimoto","raw_affiliation_strings":["Semiconductor Technology Academic Research Center, Yokohama, Japan","Semicond. Technol. Acad. Res. Center, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic Research Center, Yokohama, Japan","institution_ids":["https://openalex.org/I4405274098"]},{"raw_affiliation_string":"Semicond. Technol. Acad. Res. Center, Yokohama, Japan","institution_ids":["https://openalex.org/I4405274098"]}]},{"author_position":"middle","author":{"id":null,"display_name":"K. Sakata","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405274098","display_name":"Semiconductor Technology Academic Research Center (Japan)","ror":"https://ror.org/012dbhs94","country_code":"JP","type":"company","lineage":["https://openalex.org/I4405274098"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Sakata","raw_affiliation_strings":["Semiconductor Technology Academic Research Center, Yokohama, Japan","Semicond. Technol. Acad. Res. Center, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic Research Center, Yokohama, Japan","institution_ids":["https://openalex.org/I4405274098"]},{"raw_affiliation_string":"Semicond. Technol. Acad. Res. Center, Yokohama, Japan","institution_ids":["https://openalex.org/I4405274098"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056111012","display_name":"Hiroyuki Okada","orcid":"https://orcid.org/0000-0002-4447-8431","observed_orcids":["https://orcid.org/0000-0002-4447-8431"]},"institutions":[{"id":"https://openalex.org/I4405274098","display_name":"Semiconductor Technology Academic Research Center (Japan)","ror":"https://ror.org/012dbhs94","country_code":"JP","type":"company","lineage":["https://openalex.org/I4405274098"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Okada","raw_affiliation_strings":["Semiconductor Technology Academic Research Center, Yokohama, Japan","Semicond. Technol. Acad. Res. Center, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic Research Center, Yokohama, Japan","institution_ids":["https://openalex.org/I4405274098"]},{"raw_affiliation_string":"Semicond. Technol. Acad. Res. Center, Yokohama, Japan","institution_ids":["https://openalex.org/I4405274098"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101803471","display_name":"Koichiro Ishibashi","orcid":"https://orcid.org/0000-0001-6328-5371","observed_orcids":["https://orcid.org/0000-0001-6328-5371"]},"institutions":[{"id":"https://openalex.org/I4405274098","display_name":"Semiconductor Technology Academic Research Center (Japan)","ror":"https://ror.org/012dbhs94","country_code":"JP","type":"company","lineage":["https://openalex.org/I4405274098"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Ishibashi","raw_affiliation_strings":["Semiconductor Technology Academic Research Center, Yokohama, Japan","Semicond. Technol. Acad. Res. Center, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic Research Center, Yokohama, Japan","institution_ids":["https://openalex.org/I4405274098"]},{"raw_affiliation_string":"Semicond. Technol. Acad. Res. Center, Yokohama, Japan","institution_ids":["https://openalex.org/I4405274098"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4405274098"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":7.5728,"has_fulltext":false,"cited_by_count":51,"citation_normalized_percentile":{"value":0.97305971,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":98},"biblio":{"volume":"40","issue":"1","first_page":"67","last_page":"79"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.006800000090152025,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.002400000113993883,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operational-amplifiers","display_name":"operational amplifiers","score":0.7229999899864197},{"id":"https://openalex.org/keywords/mixed-signal-system-on-chip","display_name":"mixed-signal system-on-chip","score":0.9279999732971191},{"id":"https://openalex.org/keywords/deep-submicron-cmos","display_name":"deep submicron CMOS","score":0.8830000162124634},{"id":"https://openalex.org/keywords/on-chip-decoupling","display_name":"on-chip decoupling","score":0.7549999952316284},{"id":"https://openalex.org/keywords/parasitic-inductance","display_name":"parasitic inductance","score":0.9369999766349792},{"id":"https://openalex.org/keywords/substrate-noise","display_name":"substrate noise","score":0.8460000157356262},{"id":"https://openalex.org/keywords/feedback-loop-design","display_name":"feedback loop design","score":0.7120000123977661},{"id":"https://openalex.org/keywords/power-dissipation","display_name":"power dissipation","score":0.7509999871253967}],"concepts":[{"id":"https://openalex.org/C35196352","wikidata":"https://www.wikidata.org/wiki/Q1532649","display_name":"Decoupling capacitor","level":4,"score":0.7581619024276733},{"id":"https://openalex.org/C205606062","wikidata":"https://www.wikidata.org/wiki/Q5249645","display_name":"Decoupling (probability)","level":2,"score":0.6859447360038757},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6782607436180115},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5523796081542969},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.5195189118385315},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5033854842185974},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4913133680820465},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.46457087993621826},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4512150287628174},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.35131844878196716},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1446700394153595},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2004.838010","doi":"https://doi.org/10.1109/jssc.2004.838010","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2004.838010","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.428600013256073,"id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1508357820","https://openalex.org/W1541650832","https://openalex.org/W1547397162","https://openalex.org/W1566389893","https://openalex.org/W1589790142","https://openalex.org/W2057675232","https://openalex.org/W2101386886","https://openalex.org/W2141592563","https://openalex.org/W2144874706","https://openalex.org/W2145750518","https://openalex.org/W2155908475","https://openalex.org/W2159199312","https://openalex.org/W2562342511","https://openalex.org/W2788480145","https://openalex.org/W2788622643","https://openalex.org/W4251609330","https://openalex.org/W6681436805"],"related_works":["https://openalex.org/W4232251436","https://openalex.org/W2127532622","https://openalex.org/W2086694615","https://openalex.org/W2115469553","https://openalex.org/W2105263520","https://openalex.org/W2128289828","https://openalex.org/W2124789564","https://openalex.org/W2151585765","https://openalex.org/W2137712789","https://openalex.org/W7097088035"],"abstract_inverted_index":{"A":[0,42],"decoupling":[1,33,95,135],"circuit":[2,34,78],"using":[3],"an":[4],"operational":[5],"amplifier":[6],"is":[7,35,136],"proposed":[8,32,69,94],"to":[9,57,119],"suppress":[10],"substrate":[11,50],"crosstalk":[12,97],"in":[13,71],"mixed-signal":[14],"system-on-chip":[15],"(SoC)":[16],"devices.":[17],"It":[18],"overcomes":[19],"the":[20,31,68,93,120,123,127,139],"parasitic":[21,39],"inductance":[22],"problem":[23],"of":[24,30,67,76,122,126],"on-chip":[25],"capacitor":[26,110],"decoupling.":[27,111],"The":[28,73,87],"effect":[29],"not":[36],"limited":[37],"by":[38,63,98,107],"fine":[40],"impedance.":[41],"0.13-/spl":[43],"mu/m":[44],"CMOS":[45],"test":[46,88],"chip":[47,89],"showed":[48,91],"that":[49,92],"noise":[51],"at":[52,82,100],"frequencies":[53],"from":[54],"40":[55],"MHz":[56],"1":[58],"GHz":[59],"was":[60,79,105],"incrementally":[61],"suppressed":[62],"sequentially":[64],"activating":[65],"three":[66],"circuits":[70],"parallel.":[72],"power":[74,85],"dissipation":[75],"each":[77],"3.3":[80],"mW":[81],"a":[83],"1.0-V":[84],"supply.":[86],"measurement":[90],"reduced":[96,106],"31%":[99],"200":[101],"MHz,":[102],"whereas":[103],"it":[104],"4.4%":[108],"with":[109],"This":[112],"7:1":[113],"ratio,":[114],"or":[115],"17":[116],"dB,":[117],"corresponds":[118],"gain":[121],"opamp.":[124],"Design":[125],"opamp":[128,140],"and":[129],"its":[130],"feedback":[131],"loop":[132],"for":[133,142],"active":[134],"simple,":[137],"making":[138],"useful":[141],"SoC":[143],"applications.":[144]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2016-06-24T00:00:00"}