{"id":"https://openalex.org/W1989013263","doi":"https://doi.org/10.1109/31.90417","title":"A fast and area-efficiency BWC array D/A and A/D conversion scheme","display_name":"A fast and area-efficiency BWC array D/A and A/D conversion scheme","publication_year":1989,"publication_date":"1989-06-01","ids":{"openalex":"https://openalex.org/W1989013263","doi":"https://doi.org/10.1109/31.90417","mag":"1989013263"},"language":"en","primary_location":{"id":"doi:10.1109/31.90417","doi":"https://doi.org/10.1109/31.90417","is_oa":false,"landing_page_url":"https://doi.org/10.1109/31.90417","pdf_url":null,"source":{"id":"https://openalex.org/S185806230","display_name":"IEEE Transactions on Circuits and Systems","issn_l":"0098-4094","issn":["0098-4094","1558-1276"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044054248","display_name":"Rahul Prasad Singh","orcid":"https://orcid.org/0000-0001-5120-9857","observed_orcids":["https://orcid.org/0000-0001-5120-9857"]},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R. Singh","raw_affiliation_strings":["Centre for Applied Research in Electronics, Indian Institute of Technology, New Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Applied Research in Electronics, Indian Institute of Technology, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113606942","display_name":"S.P. Singh","orcid":"https://orcid.org/0009-0005-6537-004X","observed_orcids":["https://orcid.org/0009-0005-6537-004X"]},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"S.P. Singh","raw_affiliation_strings":["Electrical Engineering Department, University of Waterloo, Waterloo, ONT, Canada","LSI Laboratories, Indian Telephone Industries Limited, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]},{"raw_affiliation_string":"LSI Laboratories, Indian Telephone Industries Limited, Bangalore, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065090093","display_name":"A. Bhushan Bhattacharyya","orcid":"https://orcid.org/0009-0008-8294-1459","observed_orcids":["https://orcid.org/0009-0008-8294-1459"]},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]},{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"A.B. Bhattacharyya","raw_affiliation_strings":["Centre for Applied Research in Electronics, Indian Institute of Technology, New Delhi, India","Electrical Engineering Department, University of Rochester, Rochester, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Applied Research in Electronics, Indian Institute of Technology, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]},{"raw_affiliation_string":"Electrical Engineering Department, University of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"36","issue":"6","first_page":"912","last_page":"916"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/charge-redistribution","display_name":"charge redistribution","score":0.6669999957084656},{"id":"https://openalex.org/keywords/digital-to-analog-converter","display_name":"digital-to-analog converter","score":0.609000027179718},{"id":"https://openalex.org/keywords/analog-to-digital-converter","display_name":"analog-to-digital converter","score":0.9940000176429749},{"id":"https://openalex.org/keywords/analog-to-digital-conversion","display_name":"analog-to-digital conversion","score":0.7609999775886536},{"id":"https://openalex.org/keywords/digital-to-analog-conversion","display_name":"digital-to-analog conversion","score":0.9459999799728394},{"id":"https://openalex.org/keywords/chip-area-reduction","display_name":"chip area reduction","score":0.8180000185966492},{"id":"https://openalex.org/keywords/conversion-speed","display_name":"conversion speed","score":0.8330000042915344},{"id":"https://openalex.org/keywords/series-capacitors","display_name":"series capacitors","score":0.6420000195503235}],"concepts":[{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.8368924260139465},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.6515523195266724},{"id":"https://openalex.org/C4305246","wikidata":"https://www.wikidata.org/wiki/Q3885225","display_name":"Least significant bit","level":2,"score":0.6380531191825867},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5493223667144775},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5377322435379028},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3963097929954529},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.39390015602111816},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.347032368183136},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3344539999961853},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.27823132276535034},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2665947675704956},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.12178662419319153},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/31.90417","doi":"https://doi.org/10.1109/31.90417","is_oa":false,"landing_page_url":"https://doi.org/10.1109/31.90417","pdf_url":null,"source":{"id":"https://openalex.org/S185806230","display_name":"IEEE Transactions on Circuits and Systems","issn_l":"0098-4094","issn":["0098-4094","1558-1276"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1998168457","https://openalex.org/W2080453663","https://openalex.org/W2080820458","https://openalex.org/W2120089239","https://openalex.org/W2129937125","https://openalex.org/W2133622551","https://openalex.org/W2134124691","https://openalex.org/W2142753319","https://openalex.org/W2149468860","https://openalex.org/W2149488147","https://openalex.org/W4247114301"],"related_works":["https://openalex.org/W2105604135","https://openalex.org/W1971450919","https://openalex.org/W2149488147","https://openalex.org/W2106738088","https://openalex.org/W2896657065","https://openalex.org/W1879187553","https://openalex.org/W2128693402","https://openalex.org/W2128385115","https://openalex.org/W2110369439","https://openalex.org/W4247114301"],"abstract_inverted_index":{"A":[0],"modification":[1],"to":[2,28,44,55,86,90],"D/A":[3],"and":[4,33,57,80,96],"A/D":[5],"converters":[6],"of":[7,23,63,77],"the":[8,16,35,60,64,81,91],"charge":[9],"redistribution":[10],"type":[11],"is":[12,52],"suggested.":[13],"It":[14],"reduces":[15],"silicon":[17],"area":[18],"requirement":[19],"by":[20,37],"a":[21,38,74],"factor":[22],"two":[24],"or":[25],"more":[26],"(up":[27],"6.5":[29],"for":[30],"8-bit":[31],"converters)":[32],"increases":[34],"speed":[36],"similar":[39],"factor,":[40],"while":[41],"retaining":[42],"compatibility":[43],"presently":[45],"used":[46],"MOS":[47],"fabrication":[48],"processes.":[49],"The":[50],"scheme":[51,102],"sufficiently":[53],"insensitive":[54],"undercuts":[56],"parasitics.":[58],"Under":[59],"scheme,":[61],"some":[62],"LSB":[65,92],"(least-significant":[66],"bit)":[67],"side":[68],"branch":[69],"capacitors":[70,79],"are":[71,84,103],"realized":[72],"as":[73],"series":[75],"combination":[76],"unit":[78],"higher-bit":[82],"capacitances":[83],"adjusted":[85],"make":[87],"them":[88],"binary-weighted":[89,99],"capacitances.":[93],"Simulation":[94],"results":[95],"an":[97],"implemented":[98],"capacitor":[100],"(BWC)":[101],"shown.>":[104]},"counts_by_year":[],"updated_date":"2026-09-22T06:50:58.402377","created_date":"2016-06-24T00:00:00"}