{"id":"https://openalex.org/W1985281137","doi":"https://doi.org/10.1109/ewdts.2013.6673180","title":"Loop nests parallelization for digital system synthesis","display_name":"Loop nests parallelization for digital system synthesis","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W1985281137","doi":"https://doi.org/10.1109/ewdts.2013.6673180","mag":"1985281137"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2013.6673180","doi":"https://doi.org/10.1109/ewdts.2013.6673180","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673180","pdf_url":null,"source":{"id":"https://openalex.org/S7407087784","display_name":"IEEE East-West Design & Test Symposium (EWDTS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079330386","display_name":"Alexander Chemeris","orcid":"https://orcid.org/0000-0002-8134-5152","observed_orcids":["https://orcid.org/0000-0002-8134-5152"]},"institutions":[{"id":"https://openalex.org/I4210090521","display_name":"Pukhov Institute for Modelling in Energy Engineering","ror":"https://ror.org/00fhten74","country_code":"UA","type":"facility","lineage":["https://openalex.org/I149851306","https://openalex.org/I4210090521"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Alexander Chemeris","raw_affiliation_strings":["Pukhov Institute for Modelling in Energy Engineering NASU, Kiev, Ukraine","Pukhov Inst. for Modelling in Energy Eng. NASU, Kiev, Ukraine"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pukhov Institute for Modelling in Energy Engineering NASU, Kiev, Ukraine","institution_ids":["https://openalex.org/I4210090521"]},{"raw_affiliation_string":"Pukhov Inst. for Modelling in Energy Eng. NASU, Kiev, Ukraine","institution_ids":["https://openalex.org/I4210090521"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012519430","display_name":"Julia Gorunova","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210090521","display_name":"Pukhov Institute for Modelling in Energy Engineering","ror":"https://ror.org/00fhten74","country_code":"UA","type":"facility","lineage":["https://openalex.org/I149851306","https://openalex.org/I4210090521"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Julia Gorunova","raw_affiliation_strings":["Pukhov Institute for Modelling in Energy Engineering NASU, Kiev, Ukraine","Pukhov Inst. for Modelling in Energy Eng. NASU, Kiev, Ukraine"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pukhov Institute for Modelling in Energy Engineering NASU, Kiev, Ukraine","institution_ids":["https://openalex.org/I4210090521"]},{"raw_affiliation_string":"Pukhov Inst. for Modelling in Energy Eng. NASU, Kiev, Ukraine","institution_ids":["https://openalex.org/I4210090521"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068856227","display_name":"\u0414. \u0418. \u041b\u0430\u0437\u043e\u0440\u0435\u043d\u043a\u043e","orcid":"https://orcid.org/0000-0001-7524-565X","observed_orcids":["https://orcid.org/0000-0001-7524-565X"]},"institutions":[{"id":"https://openalex.org/I4210090521","display_name":"Pukhov Institute for Modelling in Energy Engineering","ror":"https://ror.org/00fhten74","country_code":"UA","type":"facility","lineage":["https://openalex.org/I149851306","https://openalex.org/I4210090521"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Dmiry Lazorenko","raw_affiliation_strings":["Pukhov Institute for Modelling in Energy Engineering NASU, Kiev, Ukraine","Pukhov Inst. for Modelling in Energy Eng. NASU, Kiev, Ukraine"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pukhov Institute for Modelling in Energy Engineering NASU, Kiev, Ukraine","institution_ids":["https://openalex.org/I4210090521"]},{"raw_affiliation_string":"Pukhov Inst. for Modelling in Energy Eng. NASU, Kiev, Ukraine","institution_ids":["https://openalex.org/I4210090521"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210090521"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6514000296592712,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6514000296592712,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.23749999701976776,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.08950000256299973,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/loop-nests","display_name":"loop nests","score":0.8489999771118164},{"id":"https://openalex.org/keywords/loop-parallelization","display_name":"loop parallelization","score":0.8029999732971191},{"id":"https://openalex.org/keywords/affine-transformation","display_name":"affine transformation","score":0.753000020980835},{"id":"https://openalex.org/keywords/nested-loops","display_name":"nested loops","score":0.9160000085830688},{"id":"https://openalex.org/keywords/data-dependencies","display_name":"data dependencies","score":0.6309999823570251},{"id":"https://openalex.org/keywords/digital-circuit-synthesis","display_name":"digital circuit synthesis","score":0.7020000219345093}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7975496053695679},{"id":"https://openalex.org/C1306188","wikidata":"https://www.wikidata.org/wiki/Q4060687","display_name":"Nested loop join","level":2,"score":0.7838407754898071},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.6868071556091309},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6767667531967163},{"id":"https://openalex.org/C164833996","wikidata":"https://www.wikidata.org/wiki/Q2323839","display_name":"Automatic parallelization","level":3,"score":0.6545948386192322},{"id":"https://openalex.org/C92757383","wikidata":"https://www.wikidata.org/wiki/Q382497","display_name":"Affine transformation","level":2,"score":0.5787318348884583},{"id":"https://openalex.org/C134718785","wikidata":"https://www.wikidata.org/wiki/Q6675821","display_name":"Loop fission","level":3,"score":0.5736842155456543},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.54436856508255},{"id":"https://openalex.org/C82653869","wikidata":"https://www.wikidata.org/wiki/Q6675821","display_name":"Loop fusion","level":3,"score":0.5322347283363342},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3218790888786316},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15526989102363586},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.10326921939849854},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09882986545562744},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2013.6673180","doi":"https://doi.org/10.1109/ewdts.2013.6673180","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2013.6673180","pdf_url":null,"source":{"id":"https://openalex.org/S7407087784","display_name":"IEEE East-West Design & Test Symposium (EWDTS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"East-West Design & Test Symposium (EWDTS 2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2015478888","https://openalex.org/W2074559757"],"related_works":["https://openalex.org/W2052992886","https://openalex.org/W1972616294","https://openalex.org/W2141424423","https://openalex.org/W2583056912","https://openalex.org/W7099837816","https://openalex.org/W1482466895","https://openalex.org/W1485309584","https://openalex.org/W7096807059","https://openalex.org/W7024918286","https://openalex.org/W1533157262"],"abstract_inverted_index":{"A":[0],"modified":[1],"method":[2,27],"of":[3,6,13,18,20,38,44,46],"affine":[4],"transformations":[5],"nested":[7],"loops":[8],"is":[9,15],"offered.":[10],"The":[11,26],"point":[12],"modification":[14],"in":[16],"processing":[17],"group":[19],"loop":[21],"operators":[22],"without":[23],"data":[24],"dependencies.":[25],"offered":[28],"allows":[29],"to":[30],"formalize":[31],"the":[32],"parallelization":[33],"process":[34],"and":[35],"increase":[36],"quality":[37],"parallelization.":[39],"As":[40],"a":[41],"result":[42],"efficiency":[43],"synthesis":[45],"digital":[47],"circuits":[48],"increased.":[49]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-10-05T09:50:58.205359","created_date":"2016-06-24T00:00:00"}