{"id":"https://openalex.org/W1980499623","doi":"https://doi.org/10.1109/date.2007.364648","title":"On Power-profiling and Pattern Generation for Power-safe Scan Tests","display_name":"On Power-profiling and Pattern Generation for Power-safe Scan Tests","publication_year":2007,"publication_date":"2007-04-01","ids":{"openalex":"https://openalex.org/W1980499623","doi":"https://doi.org/10.1109/date.2007.364648","mag":"1980499623"},"language":"en","primary_location":{"id":"doi:10.1109/date.2007.364648","doi":"https://doi.org/10.1109/date.2007.364648","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2007.364648","pdf_url":null,"source":{"id":"https://openalex.org/S4306418181","display_name":"Design, Automation, and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028487496","display_name":"V.R. Devanathan","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V.R. Devanathan","raw_affiliation_strings":["ASIC, Texas Instruments (India) Private Limited, Bangalore, India","ASIC, Texas Instruments India Pvt. Ltd., Bangalore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ASIC, Texas Instruments (India) Private Limited, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"ASIC, Texas Instruments India Pvt. Ltd., Bangalore","institution_ids":["https://openalex.org/I4210109535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036733255","display_name":"C.P. Ravikumar","orcid":"https://orcid.org/0000-0003-0809-5545","observed_orcids":["https://orcid.org/0000-0003-0809-5545"]},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"C.P. Ravikumar","raw_affiliation_strings":["ASIC, Texas Instruments (India) Private Limited, Bangalore, India","ASIC, Texas Instruments India Pvt. Ltd., Bangalore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ASIC, Texas Instruments (India) Private Limited, Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]},{"raw_affiliation_string":"ASIC, Texas Instruments India Pvt. Ltd., Bangalore","institution_ids":["https://openalex.org/I4210109535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010004459","display_name":"Veezhinathan Kamakoti","orcid":"https://orcid.org/0000-0003-2332-8538","observed_orcids":["https://orcid.org/0000-0003-2332-8538"]},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V. Kamakoti","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology, Chennai, India","Department of Computer Science and Engg., Indian Institute of Technology, Madras, India -600 036, kama@cs.iitm.ernet.in"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, Chennai, India","institution_ids":["https://openalex.org/I24676775"]},{"raw_affiliation_string":"Department of Computer Science and Engg., Indian Institute of Technology, Madras, India -600 036, kama@cs.iitm.ernet.in","institution_ids":["https://openalex.org/I24676775"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6258,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.61321758,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.00039999998989515007,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pattern-generation","display_name":"pattern generation","score":0.6970000267028809},{"id":"https://openalex.org/keywords/power-profiling","display_name":"power profiling","score":0.8169999718666077},{"id":"https://openalex.org/keywords/ir-drop","display_name":"IR drop","score":0.5770000219345093},{"id":"https://openalex.org/keywords/glitch-power","display_name":"glitch power","score":0.875},{"id":"https://openalex.org/keywords/power-grid-topology","display_name":"power grid topology","score":0.625},{"id":"https://openalex.org/keywords/dynamic-power","display_name":"dynamic power","score":0.39100000262260437}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6476756930351257},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6358623504638672},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.5406365990638733},{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.5172739624977112},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.5145699381828308},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4838379919528961},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.47483640909194946},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.46346867084503174},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.39515358209609985},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3763582706451416},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3644375503063202},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32591748237609863},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2354828119277954},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.10043799877166748},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2007.364648","doi":"https://doi.org/10.1109/date.2007.364648","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2007.364648","pdf_url":null,"source":{"id":"https://openalex.org/S4306418181","display_name":"Design, Automation, and Test in Europe","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 Design, Automation & Test in Europe Conference & Exhibition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6773999929428101,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1554885925","https://openalex.org/W1557977552","https://openalex.org/W1568407911","https://openalex.org/W1843801354","https://openalex.org/W2001352955","https://openalex.org/W2095971709","https://openalex.org/W2105175262","https://openalex.org/W2119691242","https://openalex.org/W2133640956","https://openalex.org/W2136680550","https://openalex.org/W2152042493","https://openalex.org/W2155936784","https://openalex.org/W2161828911","https://openalex.org/W2166163625","https://openalex.org/W2168670003","https://openalex.org/W3144286773","https://openalex.org/W4302458519"],"related_works":["https://openalex.org/W2028350975","https://openalex.org/W2132733952","https://openalex.org/W2595554250","https://openalex.org/W2135936250","https://openalex.org/W1988075706","https://openalex.org/W2127864206","https://openalex.org/W2991757752","https://openalex.org/W2040241863","https://openalex.org/W3144199769","https://openalex.org/W2115852918"],"abstract_inverted_index":{"With":[0],"increasing":[1],"use":[2],"of":[3,54,108,134],"low":[4],"cost":[5],"wire-bond":[6],"packages":[7],"for":[8,91,120],"mobile":[9],"devices,":[10],"excessive":[11],"dynamic":[12,55],"IR-drop":[13],"may":[14],"cause":[15],"tests":[16],"to":[17,40,50,60,63,99],"fail":[18],"on":[19,122,127],"the":[20,106,132,135],"tester.":[21],"Identifying":[22],"and":[23,33,74,83,93],"debugging":[24],"such":[25],"scan":[26],"test":[27],"failures":[28],"is":[29,39],"a":[30,51,71,101],"very":[31],"complex":[32],"effort-intensive":[34],"process.":[35],"A":[36],"better":[37],"solution":[38],"generate":[41],"correct-by-construction":[42],"\"power-safe\"":[43],"patterns.":[44,110],"Moreover,":[45],"with":[46,105],"glitch":[47],"power":[48,73,117],"contributing":[49],"significant":[52],"component":[53],"power,":[56],"pattern":[57,76,97,103],"generation":[58,77],"needs":[59],"be":[61],"timing-aware":[62],"minimize":[64],"glitching.":[65],"In":[66],"this":[67],"paper,":[68],"we":[69],"propose":[70],"timing-based,":[72],"layout-aware":[75],"technique":[78,113],"that":[79],"minimizes":[80],"both":[81],"global":[82],"localized":[84,123],"switching":[85,124],"activity.":[86,125],"Techniques":[87],"are":[88],"also":[89,114],"proposed":[90,112,136],"power-profiling":[92],"optimizing":[94],"an":[95],"initial":[96],"set":[98],"obtain":[100],"power-safe":[102],"set,":[104],"addition":[107],"minimal":[109],"The":[111],"comprehends":[115],"irregular":[116],"grid":[118],"topologies":[119],"constraints":[121],"Experiments":[126],"ISCAS":[128],"benchmark":[129],"circuits":[130],"reveal":[131],"effectiveness":[133],"scheme":[137]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2016-06-24T00:00:00"}