{"id":"https://openalex.org/W1978696200","doi":"https://doi.org/10.1109/icsamos.2010.5642093","title":"A fully programmable FSM-based Processing Engine for Gigabytes/s header parsing","display_name":"A fully programmable FSM-based Processing Engine for Gigabytes/s header parsing","publication_year":2010,"publication_date":"2010-07-01","ids":{"openalex":"https://openalex.org/W1978696200","doi":"https://doi.org/10.1109/icsamos.2010.5642093","mag":"1978696200"},"language":"en","primary_location":{"id":"doi:10.1109/icsamos.2010.5642093","doi":"https://doi.org/10.1109/icsamos.2010.5642093","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2010.5642093","pdf_url":null,"source":{"id":"https://openalex.org/S4306419420","display_name":"International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044511829","display_name":"Konstantin Septinus","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Konstantin Septinus","raw_affiliation_strings":["Institute of Microelectronic Systems, Hanover, Germany","Institute of Microelectronic Systems, Appelstr. 4, 30167 Hannover, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Hanover, Germany","institution_ids":[]},{"raw_affiliation_string":"Institute of Microelectronic Systems, Appelstr. 4, 30167 Hannover, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050808949","display_name":"P. Pirsch","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Peter Pirsch","raw_affiliation_strings":["Institute of Microelectronic Systems, Hanover, Germany","Institute of Microelectronic Systems, Appelstr. 4, 30167 Hannover, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Hanover, Germany","institution_ids":[]},{"raw_affiliation_string":"Institute of Microelectronic Systems, Appelstr. 4, 30167 Hannover, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016532646","display_name":"Holger Blume","orcid":"https://orcid.org/0000-0002-0640-6875","observed_orcids":["https://orcid.org/0000-0002-0640-6875"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Holger Blume","raw_affiliation_strings":["Institute of Microelectronic Systems, Hanover, Germany","Institute of Microelectronic Systems, Appelstr. 4, 30167 Hannover, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Hanover, Germany","institution_ids":[]},{"raw_affiliation_string":"Institute of Microelectronic Systems, Appelstr. 4, 30167 Hannover, Germany","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058592204","display_name":"Ulrich Mayer","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210095996","display_name":"IBM (Germany)","ror":"https://ror.org/00pm7rm97","country_code":"DE","type":"company","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210095996"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ulrich Mayer","raw_affiliation_strings":["IBM Deutschland Research and Development GmbH, Boeblingen, Germany","IBM Deutschland Research & Development GmbH Schoenaicher Str. 220, 71032 Boeblingen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Deutschland Research and Development GmbH, Boeblingen, Germany","institution_ids":["https://openalex.org/I4210095996"]},{"raw_affiliation_string":"IBM Deutschland Research & Development GmbH Schoenaicher Str. 220, 71032 Boeblingen, Germany","institution_ids":["https://openalex.org/I4210095996"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.04903208,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"45","last_page":"54"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/packet-classification","display_name":"packet classification","score":0.878000020980835},{"id":"https://openalex.org/keywords/instruction-sequencing","display_name":"instruction sequencing","score":0.6309999823570251},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"microarchitecture","score":0.5040000081062317}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8341914415359497},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6574024558067322},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.6198212504386902},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5068700909614563},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.463181734085083},{"id":"https://openalex.org/C48105269","wikidata":"https://www.wikidata.org/wiki/Q1141160","display_name":"Header","level":2,"score":0.45294660329818726},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45035961270332336},{"id":"https://openalex.org/C2779581428","wikidata":"https://www.wikidata.org/wiki/Q7122997","display_name":"Packet processing","level":3,"score":0.43599462509155273},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41876330971717834},{"id":"https://openalex.org/C204679922","wikidata":"https://www.wikidata.org/wiki/Q734252","display_name":"Deep packet inspection","level":3,"score":0.41798147559165955},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3624364137649536},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3407936692237854},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.2459414303302765},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1509215533733368},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icsamos.2010.5642093","doi":"https://doi.org/10.1109/icsamos.2010.5642093","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icsamos.2010.5642093","pdf_url":null,"source":{"id":"https://openalex.org/S4306419420","display_name":"International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6773999929428101,"id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320311826","display_name":"Chengdu University of Information Technology","ror":"https://ror.org/01yxwrh59"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W281821942","https://openalex.org/W1503658799","https://openalex.org/W1554765953","https://openalex.org/W1558097909","https://openalex.org/W1834037038","https://openalex.org/W1960771887","https://openalex.org/W1980768932","https://openalex.org/W2002703045","https://openalex.org/W2066787952","https://openalex.org/W2083240666","https://openalex.org/W2123698600","https://openalex.org/W2124171197","https://openalex.org/W2798774769","https://openalex.org/W3143248510","https://openalex.org/W4206787395","https://openalex.org/W4252202719"],"related_works":["https://openalex.org/W2017199760","https://openalex.org/W4312649535","https://openalex.org/W4408911580","https://openalex.org/W4313635455","https://openalex.org/W2142987071","https://openalex.org/W2066787952","https://openalex.org/W2133627267","https://openalex.org/W2129949549","https://openalex.org/W2169524643","https://openalex.org/W2122762499"],"abstract_inverted_index":{"In":[0],"this":[1,35,212],"paper":[2],"we":[3],"discuss":[4],"a":[5,21,55,61,66,123,139,181,195,253],"new":[6],"architecture,":[7,27],"which":[8,172],"is":[9,98,147,173,213],"deployed":[10],"for":[11,34,75,89],"multi-standard":[12],"packet":[13,90],"inspection":[14],"and":[15,30,60,81,158,226,233],"basic":[16],"network":[17,23],"processing":[18],"tasks":[19],"in":[20,104,129,200,240],"high-performance":[22,256],"coprocessor.":[24],"Thereby,":[25],"concepts,":[26],"compiler":[28],"tool-chain":[29],"VLSI":[31,142],"area":[32],"estimation":[33],"programmable":[36,179,255],"finite":[37],"state":[38],"machine":[39],"based":[40],"(FSM-based)":[41],"Processing":[42],"Engine,":[43],"FPE,":[44],"are":[45],"presented.":[46],"The":[47,93],"microarchitecture":[48],"comprises":[49],"an":[50,101,174,208],"FSM-controlled":[51],"instruction":[52],"sequencing":[53],"mechanism,":[54],"novel":[56],"register":[57],"organization":[58,235],"scheme":[59],"short":[62],"pipeline":[63],"instead":[64],"of":[65,78,125,131,177,184,220,228,236,249],"typical":[67],"multi-staged":[68],"processor":[69,103],"pipeline.":[70],"This":[71],"introduces":[72],"several":[73],"advantages":[74,85,248],"efficient":[76],"handling":[77],"conditional":[79],"branches":[80],"small":[82],"look-ups.":[83],"Those":[84],"can":[86,187],"be":[87,188],"utilized":[88],"classification":[91],"applications.":[92],"FPE":[94,145,192,251],"data":[95],"path":[96],"performance":[97],"compared":[99],"to":[100,116,127,135,149,155,202],"ARM9-type":[102],"two":[105],"exemplary":[106],"header":[107,257],"parsing":[108,258],"kernels":[109],"from":[110],"the":[111,117,119,136,144,166,178,191,241,247,250],"\u201dCommBench\u201d":[112],"benchmark":[113],"suite.":[114],"According":[115],"results,":[118],"presented":[120],"engine":[121],"provides":[122],"speed-up":[124],"4":[126],"10":[128],"terms":[130],"required":[132],"computation":[133],"cycles":[134],"ARM9.":[137],"Using":[138],"65":[140],"nm":[141],"technology,":[143],"design":[146],"supposed":[148],"run":[150],"at":[151],"clock":[152],"frequencies":[153],"up":[154],"2":[156],"GHz":[157],"requires":[159,194],"about":[160],"1.8":[161],"mm2chip":[162],"area.":[163],"Based":[164],"on":[165],"specific":[167],"transition":[168],"rule":[169],"memory":[170,182],"organization,":[171],"essential":[175],"element":[176],"FSM,":[180],"utilization":[183],"around":[185],"95%":[186],"achieved.":[189],"However,":[190],"micro-architecture":[193],"customized":[196],"code":[197,206],"translation":[198],"chain":[199],"order":[201],"transfer":[203],"high-level":[204],"program":[205],"into":[207],"FSM":[209,238],"representation.":[210],"Basically,":[211],"achieved":[214],"by":[215],"three":[216],"steps:":[217],"(1)":[218],"generation":[219,227],"sequential,":[221],"assembly-like":[222],"macro-instructions,":[223],"(2)":[224],"scheduling":[225],"FSM-based":[229],"horizontal":[230],"(parallel)":[231],"micro-code":[232],"(3)":[234],"respective":[237],"rules":[239],"\u201dinstruction\u201d":[242],"memory.":[243],"Our":[244],"studies":[245],"confirm":[246],"as":[252],"fully":[254],"engine.":[259]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2016-06-24T00:00:00"}