{"id":"https://openalex.org/W1978268262","doi":"https://doi.org/10.1109/icecs.2006.379929","title":"Simulation of SoCs with embedded mixed-signal Cores using a Verilog High-Speed Virtual Serial Interface","display_name":"Simulation of SoCs with embedded mixed-signal Cores using a Verilog High-Speed Virtual Serial Interface","publication_year":2006,"publication_date":"2006-12-01","ids":{"openalex":"https://openalex.org/W1978268262","doi":"https://doi.org/10.1109/icecs.2006.379929","mag":"1978268262"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2006.379929","doi":"https://doi.org/10.1109/icecs.2006.379929","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2006.379929","pdf_url":null,"source":{"id":"https://openalex.org/S4363607963","display_name":"IEEE International Conference on Electronics, Circuits and Systems (ICECS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 13th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001403174","display_name":"Jan Schat","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210162505","display_name":"Philips (Germany)","ror":"https://ror.org/05san5604","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210122849","https://openalex.org/I4210162505"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Jan Schat","raw_affiliation_strings":["Philips Semiconductors, Hamburg, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Philips Semiconductors, Hamburg, Germany","institution_ids":["https://openalex.org/I4210162505"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5001403174"],"corresponding_institution_ids":["https://openalex.org/I4210162505"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07838219,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"878","last_page":"881"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.6621000170707703,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.6621000170707703,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.20479999482631683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.03519999980926514,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6179999709129333},{"id":"https://openalex.org/keywords/mixed-signal-testing","display_name":"mixed-signal testing","score":0.5410000085830688}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8327196836471558},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.760461688041687},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.7405677437782288},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.6518510580062866},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.648034930229187},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.6244708895683289},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.6191387176513672},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5344098806381226},{"id":"https://openalex.org/C51707140","wikidata":"https://www.wikidata.org/wiki/Q518280","display_name":"Serial communication","level":2,"score":0.47931113839149475},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.45979994535446167},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43072861433029175},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.25578567385673523},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.22492045164108276},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.18063566088676453},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1744767427444458},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2006.379929","doi":"https://doi.org/10.1109/icecs.2006.379929","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2006.379929","pdf_url":null,"source":{"id":"https://openalex.org/S4363607963","display_name":"IEEE International Conference on Electronics, Circuits and Systems (ICECS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 13th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1824745766","https://openalex.org/W1903717746","https://openalex.org/W2104520397"],"related_works":["https://openalex.org/W3209424871","https://openalex.org/W2006659169","https://openalex.org/W2603034424","https://openalex.org/W3134595011","https://openalex.org/W2374787370","https://openalex.org/W2125338847","https://openalex.org/W2150521192","https://openalex.org/W2349363547","https://openalex.org/W4240565539","https://openalex.org/W1928957284"],"abstract_inverted_index":{"In":[0],"SoCs":[1,52],"(system-on-chip)":[2],"with":[3,106],"mixed-signal":[4,31,48],"cores,":[5],"both":[6],"the":[7,11,28,36,41,47,56,72,104,115],"functional":[8],"behavior":[9],"and":[10,30,62,119],"production":[12],"tests":[13],"should":[14],"be":[15,77],"simulated":[16],"at":[17],"top":[18],"level":[19],"before":[20],"tape-out.":[21],"The":[22,97],"use":[23,116],"of":[24,35,46,117],"behavioral":[25],"models":[26],"for":[27],"analog":[29,42,68,73,107,118],"cores":[32],"enables":[33],"simulation":[34,105],"whole":[37],"signal":[38],"path":[39],"including":[40],"inputs":[43],"or":[44],"outputs":[45],"cores.":[49],"Since":[50],"many":[51],"are":[53],"described":[54,93],"in":[55,94],"Verilog":[57,64],"HDL":[58],"(hardware":[59],"description":[60],"language)":[61],"since":[63],"does":[65],"not":[66],"permit":[67],"values":[69,74],"on":[70],"wires,":[71],"have":[75],"to":[76,102,114],"converted":[78],"into":[79],"high-speed":[80],"serial":[81,89],"binary":[82],"data":[83],"streams.":[84],"This":[85],"requires":[86],"a":[87],"virtual":[88],"interface,":[90],"which":[91],"is":[92],"this":[95],"paper.":[96],"interface":[98],"has":[99],"been":[100],"extended":[101],"enable":[103],"as":[108,110],"well":[109],"digital":[111,120],"signals,":[112],"equivalent":[113],"tester":[121],"channels.":[122]},"counts_by_year":[],"updated_date":"2026-10-30T12:39:25.321706","created_date":"2016-06-24T00:00:00"}