{"id":"https://openalex.org/W1978172271","doi":"https://doi.org/10.1109/is3c.2014.123","title":"Low Voltage and Low Power 64-Bit Hybrid Adder Design Based on Radix-4 Prefix Tree Structure","display_name":"Low Voltage and Low Power 64-Bit Hybrid Adder Design Based on Radix-4 Prefix Tree Structure","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W1978172271","doi":"https://doi.org/10.1109/is3c.2014.123","mag":"1978172271"},"language":"en","primary_location":{"id":"doi:10.1109/is3c.2014.123","doi":"https://doi.org/10.1109/is3c.2014.123","is_oa":false,"landing_page_url":"https://doi.org/10.1109/is3c.2014.123","pdf_url":null,"source":{"id":"https://openalex.org/S4306420112","display_name":"International Symposium on Computer, Consumer and Control","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on Computer, Consumer and Control","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113684742","display_name":"Shao-Hui Shieh","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I65446980","display_name":"National Chin-Yi University of Technology","ror":"https://ror.org/040bs6h16","country_code":"TW","type":"education","lineage":["https://openalex.org/I65446980"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shao Hui Shieh","raw_affiliation_strings":["Department of Electronic Engineering, National Chin-Yi University of Technology, Taichung, Taiwan, R.O.C","Dept. of Electron. Eng., Nat. Chin-Yi Univ. of Technol., Taichung, , Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National Chin-Yi University of Technology, Taichung, Taiwan, R.O.C","institution_ids":["https://openalex.org/I65446980"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Nat. Chin-Yi Univ. of Technol., Taichung, , Taiwan","institution_ids":["https://openalex.org/I65446980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110314703","display_name":"Der Chen Huang","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Der Chen Huang","raw_affiliation_strings":["Department of Computer Science and Engineering, National Chung-Hsing University, Taichung, Taiwan, R.O.C","Dept. of Computer Science and Engineering National Chung-Hsing University Taichung, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Chung-Hsing University, Taichung, Taiwan, R.O.C","institution_ids":["https://openalex.org/I162838928"]},{"raw_affiliation_string":"Dept. of Computer Science and Engineering National Chung-Hsing University Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056845265","display_name":"Ying Yi Chu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ying Yi Chu","raw_affiliation_strings":["Department of Computer Science and Engineering, National Chung-Hsing University, Taichung, Taiwan, R.O.C","Dept. of Computer Science and Engineering National Chung-Hsing University Taichung, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Chung-Hsing University, Taichung, Taiwan, R.O.C","institution_ids":["https://openalex.org/I162838928"]},{"raw_affiliation_string":"Dept. of Computer Science and Engineering National Chung-Hsing University Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4014,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.45056824,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"446","last_page":"449"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/hybrid-adder","display_name":"hybrid adder","score":0.9559999704360962},{"id":"https://openalex.org/keywords/carry-select-adder","display_name":"carry select adder","score":0.9959999918937683},{"id":"https://openalex.org/keywords/low-voltage-design","display_name":"low-voltage design","score":0.6129999756813049},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.9480000138282776},{"id":"https://openalex.org/keywords/64-bit-adder","display_name":"64-bit adder","score":0.9169999957084656},{"id":"https://openalex.org/keywords/90-nm-cmos","display_name":"90 nm CMOS","score":0.8050000071525574}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9649757146835327},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.6773585677146912},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.6701297163963318},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6421316266059875},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5703911781311035},{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.48364531993865967},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.454971581697464},{"id":"https://openalex.org/C141603448","wikidata":"https://www.wikidata.org/wiki/Q134830","display_name":"Prefix","level":2,"score":0.44337892532348633},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43869900703430176},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4060392379760742},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21094295382499695},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18409287929534912},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/is3c.2014.123","doi":"https://doi.org/10.1109/is3c.2014.123","is_oa":false,"landing_page_url":"https://doi.org/10.1109/is3c.2014.123","pdf_url":null,"source":{"id":"https://openalex.org/S4306420112","display_name":"International Symposium on Computer, Consumer and Control","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on Computer, Consumer and Control","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4943999946117401,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1582324226","https://openalex.org/W1987067207","https://openalex.org/W2003324248","https://openalex.org/W2073218776","https://openalex.org/W2105246572","https://openalex.org/W2109072162","https://openalex.org/W2125499679","https://openalex.org/W2168397038","https://openalex.org/W2168543008"],"related_works":["https://openalex.org/W2109234924","https://openalex.org/W1580630331","https://openalex.org/W2030374138","https://openalex.org/W2586772094","https://openalex.org/W7129710678","https://openalex.org/W2160494361","https://openalex.org/W2085824082","https://openalex.org/W2807717303","https://openalex.org/W2151636212","https://openalex.org/W2046103068"],"abstract_inverted_index":{"A":[0],"64-bit":[1,95],"hybrid":[2,96],"adder":[3,17,54,63,97],"design":[4,35,50,65],"is":[5,98],"proposed":[6,94],"by":[7],"using":[8],"both":[9],"radix-4":[10],"prefix":[11],"tree":[12],"structure":[13],"and":[14,21,68,71,104,114],"carry":[15,52,61],"select":[16,62],"for":[18,42],"low":[19,22],"voltage":[20],"power":[23],"applications.":[24],"In":[25],"order":[26],"to":[27,47,58,100],"optimize":[28],"the":[29,88,93],"features":[30],"of":[31,51],"this":[32],"adder,":[33],"some":[34],"issues":[36],"are":[37],"concerned":[38],"including":[39],"optimal":[40],"layout":[41],"CMOS":[43,79],"group":[44],"generate/propagate":[45],"circuit":[46],"reduce":[48],"area,":[49],"bypass":[53],"(CBA)":[55],"without":[56],"conflict":[57],"boost":[59],"speed,":[60],"(CSA)":[64],"with":[66],"speed":[67],"area":[69],"efficiency,":[70],"so":[72],"on.":[73],"Based":[74],"on":[75],"TSMC":[76],"90":[77],"nm":[78],"mixed":[80],"signal":[81],"process":[82],"technology":[83],"at":[84],"1V":[85],"supply":[86],"voltage,":[87],"experimental":[89],"results":[90],"reveal":[91],"that":[92],"superior":[99],"other":[101],"referenced":[102],"adders,":[103],"has":[105],"203":[106],"ps":[107],"delay":[108],"time,":[109],"9.58":[110],"mw":[111],"average":[112],"power,":[113],"96\u00d776":[115],"\u03bcm2area.":[116]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-10-06T10:28:23.643775","created_date":"2016-06-24T00:00:00"}