{"id":"https://openalex.org/W1977544739","doi":"https://doi.org/10.1049/el:19930606","title":"CMOS current mode winner-take-all circuit with both excitatory and inhibitory feedback","display_name":"CMOS current mode winner-take-all circuit with both excitatory and inhibitory feedback","publication_year":1993,"publication_date":"1993-05-13","ids":{"openalex":"https://openalex.org/W1977544739","doi":"https://doi.org/10.1049/el:19930606","mag":"1977544739"},"language":"en","primary_location":{"id":"doi:10.1049/el:19930606","doi":"https://doi.org/10.1049/el:19930606","is_oa":false,"landing_page_url":"https://doi.org/10.1049/el:19930606","pdf_url":null,"source":{"id":"https://openalex.org/S149016011","display_name":"Electronics Letters","issn_l":"0013-5194","issn":["0013-5194","1350-911X"],"is_oa":false,"is_in_doaj":true,"is_core":true,"listed_in":["cwts-core","doaj","dongbi-d","jufo-1","norway-1","oarl","poland-70","russia-white-list-2","vabb-shw"],"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Electronics Letters","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref","doaj"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015145805","display_name":"Janusz A. Starzyk","orcid":"https://orcid.org/0000-0003-2678-5515","observed_orcids":["https://orcid.org/0000-0003-2678-5515"]},"institutions":[{"id":"https://openalex.org/I4210106879","display_name":"Ohio University","ror":"https://ror.org/01jr3y717","country_code":"US","type":"education","lineage":["https://openalex.org/I4210106879"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.A. Starzyk","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ohio University, Athens, OH 45701, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ohio University, Athens, OH 45701, USA","institution_ids":["https://openalex.org/I4210106879"]}]},{"author_position":"last","author":{"id":null,"display_name":"X. Fang","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210106879","display_name":"Ohio University","ror":"https://ror.org/01jr3y717","country_code":"US","type":"education","lineage":["https://openalex.org/I4210106879"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"X. Fang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ohio University, Athens, OH 45701, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ohio University, Athens, OH 45701, USA","institution_ids":["https://openalex.org/I4210106879"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210106879"],"apc_list":{"value":2590,"currency":"USD","value_usd":2590},"apc_paid":null,"fwci":2.4024,"has_fulltext":false,"cited_by_count":76,"citation_normalized_percentile":{"value":0.86249681,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":97},"biblio":{"volume":"29","issue":"10","first_page":"908","last_page":"910"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.00839999970048666,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0007999999797903001,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/winner-take-all-circuit","display_name":"winner-take-all circuit","score":0.9229999780654907},{"id":"https://openalex.org/keywords/current-mode-circuits","display_name":"current-mode circuits","score":0.9399999976158142},{"id":"https://openalex.org/keywords/cmos-circuits","display_name":"CMOS circuits","score":0.7009999752044678},{"id":"https://openalex.org/keywords/inhibitory-feedback","display_name":"inhibitory feedback","score":1.0},{"id":"https://openalex.org/keywords/neural-network-circuits","display_name":"neural network circuits","score":0.5699999928474426}],"concepts":[{"id":"https://openalex.org/C112592302","wikidata":"https://www.wikidata.org/wiki/Q1207387","display_name":"Excitatory postsynaptic potential","level":3,"score":0.6477940678596497},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6313667893409729},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.5079887509346008},{"id":"https://openalex.org/C17077164","wikidata":"https://www.wikidata.org/wiki/Q1185869","display_name":"Inhibitory postsynaptic potential","level":2,"score":0.5070748329162598},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47024789452552795},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4668337404727936},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45444780588150024},{"id":"https://openalex.org/C148043351","wikidata":"https://www.wikidata.org/wiki/Q4456944","display_name":"Current (fluid)","level":2,"score":0.43774980306625366},{"id":"https://openalex.org/C173966970","wikidata":"https://www.wikidata.org/wiki/Q786012","display_name":"Current mirror","level":4,"score":0.4298956096172333},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2904689908027649},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.21938487887382507},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17276322841644287},{"id":"https://openalex.org/C169760540","wikidata":"https://www.wikidata.org/wiki/Q207011","display_name":"Neuroscience","level":1,"score":0.11673301458358765},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1049/el:19930606","doi":"https://doi.org/10.1049/el:19930606","is_oa":false,"landing_page_url":"https://doi.org/10.1049/el:19930606","pdf_url":null,"source":{"id":"https://openalex.org/S149016011","display_name":"Electronics Letters","issn_l":"0013-5194","issn":["0013-5194","1350-911X"],"is_oa":false,"is_in_doaj":true,"is_core":true,"listed_in":["cwts-core","doaj","dongbi-d","jufo-1","norway-1","oarl","poland-70","russia-white-list-2","vabb-shw"],"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Electronics Letters","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2139016795","https://openalex.org/W2158624167","https://openalex.org/W2169646256"],"related_works":["https://openalex.org/W2163589230","https://openalex.org/W2166608299","https://openalex.org/W2152333609","https://openalex.org/W1655178437","https://openalex.org/W2538832739","https://openalex.org/W2350318921","https://openalex.org/W2009282578","https://openalex.org/W2003678503","https://openalex.org/W4252708902","https://openalex.org/W4240568902"],"abstract_inverted_index":{"A":[0],"CMOS":[1],"current-mode":[2,37],"winner-take-all":[3,38],"circuit":[4,17,28],"is":[5,9],"presented.":[6],"Its":[7],"operation":[8],"discussed":[10],"and":[11,21,32],"simulation":[12],"results":[13],"are":[14],"reported.":[15],"The":[16],"contains":[18],"both":[19],"excitatory":[20],"inhibitory":[22],"feedback;":[23],"as":[24],"a":[25],"result,":[26],"the":[27],"has":[29],"higher":[30],"resolution":[31],"speed":[33],"than":[34],"an":[35],"existing":[36],"circuit.":[39]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2016-06-24T00:00:00"}