{"id":"https://openalex.org/W1974580482","doi":"https://doi.org/10.1109/4.270","title":"An 8-bit 2-ns monolithic DAC","display_name":"An 8-bit 2-ns monolithic DAC","publication_year":1988,"publication_date":"1988-02-01","ids":{"openalex":"https://openalex.org/W1974580482","doi":"https://doi.org/10.1109/4.270","mag":"1974580482"},"language":"en","primary_location":{"id":"doi:10.1109/4.270","doi":"https://doi.org/10.1109/4.270","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.270","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053118235","display_name":"Tsutomu Kamoto","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Kamoto","raw_affiliation_strings":["NTT LSI Laboratories, Atsugi, Kanagawa, Japan","NTT LSI Labs., Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NTT LSI Laboratories, Atsugi, Kanagawa, Japan","institution_ids":["https://openalex.org/I2251713219"]},{"raw_affiliation_string":"NTT LSI Labs., Kanagawa, Japan","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111750984","display_name":"Y. Akazawa","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Akazawa","raw_affiliation_strings":["NTT LSI Laboratories, Atsugi, Kanagawa, Japan","NTT LSI Labs., Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NTT LSI Laboratories, Atsugi, Kanagawa, Japan","institution_ids":["https://openalex.org/I2251713219"]},{"raw_affiliation_string":"NTT LSI Labs., Kanagawa, Japan","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046427552","display_name":"Mitsuru Shinagawa","orcid":"https://orcid.org/0000-0001-9507-5635","observed_orcids":["https://orcid.org/0000-0001-9507-5635"]},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Shinagawa","raw_affiliation_strings":["NTT LSI Laboratories, Atsugi, Kanagawa, Japan","NTT LSI Labs., Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NTT LSI Laboratories, Atsugi, Kanagawa, Japan","institution_ids":["https://openalex.org/I2251713219"]},{"raw_affiliation_string":"NTT LSI Labs., Kanagawa, Japan","institution_ids":["https://openalex.org/I2251713219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I2251713219"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":1.8963,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.83369795,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"23","issue":"1","first_page":"142","last_page":"146"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-to-analog-converter","display_name":"digital-to-analog converter","score":0.9769999980926514},{"id":"https://openalex.org/keywords/8-bit-resolution","display_name":"8-bit resolution","score":0.7559999823570251},{"id":"https://openalex.org/keywords/dynamic-accuracy","display_name":"dynamic accuracy","score":0.6480000019073486},{"id":"https://openalex.org/keywords/settling-time","display_name":"settling time","score":0.9269999861717224},{"id":"https://openalex.org/keywords/multilayer-ceramic-substrates","display_name":"multilayer ceramic substrates","score":0.9700000286102295},{"id":"https://openalex.org/keywords/chip-assembly","display_name":"chip assembly","score":0.8799999952316284}],"concepts":[{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.9392619729042053},{"id":"https://openalex.org/C56951928","wikidata":"https://www.wikidata.org/wiki/Q3539213","display_name":"Trimming","level":2,"score":0.6405324339866638},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.626366376876831},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.5829195976257324},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.563057005405426},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5563534498214722},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.521169900894165},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5146721005439758},{"id":"https://openalex.org/C2779879419","wikidata":"https://www.wikidata.org/wiki/Q210863","display_name":"Digital-to-analog converter","level":3,"score":0.4978785514831543},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49187421798706055},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42004984617233276},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2872128188610077},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17643585801124573},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.17491525411605835},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17013856768608093},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15394696593284607},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.08450266718864441},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/4.270","doi":"https://doi.org/10.1109/4.270","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.270","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-3","norway-2","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1568659981","https://openalex.org/W1591402583","https://openalex.org/W1974116240","https://openalex.org/W2033222412","https://openalex.org/W2163841720"],"related_works":["https://openalex.org/W2515950756","https://openalex.org/W1995790351","https://openalex.org/W1989654780","https://openalex.org/W1568659981","https://openalex.org/W1990557861","https://openalex.org/W2022002048","https://openalex.org/W2539920518","https://openalex.org/W2099679337","https://openalex.org/W1967333232","https://openalex.org/W1547559405"],"abstract_inverted_index":{"An":[0],"8-bit":[1,75],"resolution":[2],"ultrahigh-speed":[3],"monolithic":[4],"digital-to-analog":[5],"converter":[6],"(DAC)":[7],"is":[8,22,66],"fabricated":[9],"using":[10,61],"super":[11],"self-aligned":[12],"process":[13],"technology.":[14],"In":[15,55],"order":[16],"to":[17,74],"improve":[18],"dynamic":[19],"accuracy,":[20],"which":[21],"determined":[23],"by":[24],"settling":[25,72],"speed,":[26],"clock":[27],"feedthrough":[28],"noise,":[29],"and":[30,42,50,94],"glitch,":[31],"a":[32,40,47,51,57,62,71,81,88,95],"number":[33],"of":[34,77,85,91],"circuit":[35],"technologies":[36],"are":[37],"developed":[38],"including":[39],"rise-":[41],"fall-time":[43],"control":[44],"switch":[45],"driver,":[46],"low-noise":[48],"flip-flop,":[49],"differential":[52],"buffer":[53],"configuration.":[54],"addition,":[56],"chip":[58],"assembly":[59],"technology":[60],"multilayer":[63],"ceramic":[64],"substrate":[65],"developed.":[67],"The":[68],"DAC":[69],"exhibits":[70],"time":[73],"accuracy":[76,99],"about":[78],"2":[79,92],"ns,":[80],"maximum":[82],"conversion":[83],"rate":[84],"1":[86],"GHz,":[87],"glitch":[89],"energy":[90],"ps-V,":[93],"10-bit":[96],"linearity":[97],"error":[98],"without":[100],"trimming.>":[101]},"counts_by_year":[],"updated_date":"2026-09-22T06:50:58.402377","created_date":"2016-06-24T00:00:00"}