{"id":"https://openalex.org/W1970515593","doi":"https://doi.org/10.1109/54.669","title":"Using Ada as an HDL","display_name":"Using Ada as an HDL","publication_year":1988,"publication_date":"1988-02-01","ids":{"openalex":"https://openalex.org/W1970515593","doi":"https://doi.org/10.1109/54.669","mag":"1970515593"},"language":"en","primary_location":{"id":"doi:10.1109/54.669","doi":"https://doi.org/10.1109/54.669","is_oa":false,"landing_page_url":"https://doi.org/10.1109/54.669","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079985569","display_name":"Sumit Ghosh","orcid":"https://orcid.org/0000-0002-1891-675X","observed_orcids":["https://orcid.org/0000-0002-1891-675X"]},"institutions":[{"id":"https://openalex.org/I1283103587","display_name":"AT&T (United States)","ror":"https://ror.org/02bbd5539","country_code":"US","type":"company","lineage":["https://openalex.org/I1283103587"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Ghosh","raw_affiliation_strings":["AT and T Bell Laboratories, Inc., USA","AT&T Bell Labs., Holmdel, NJ, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"AT and T Bell Laboratories, Inc., USA","institution_ids":["https://openalex.org/I1283103587"]},{"raw_affiliation_string":"AT&T Bell Labs., Holmdel, NJ, USA#TAB#","institution_ids":["https://openalex.org/I1283103587"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5079985569"],"corresponding_institution_ids":["https://openalex.org/I1283103587"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.18622129,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":"5","issue":"1","first_page":"30","last_page":"42"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6538000106811523,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6538000106811523,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.13899999856948853,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.05990000069141388,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ada","display_name":"Ada","score":0.8970000147819519},{"id":"https://openalex.org/keywords/hardware-description-languages","display_name":"hardware description languages","score":0.9240000247955322},{"id":"https://openalex.org/keywords/distributed-simulation","display_name":"distributed simulation","score":0.7950000166893005},{"id":"https://openalex.org/keywords/distributed-modeling","display_name":"distributed modeling","score":0.9010000228881836},{"id":"https://openalex.org/keywords/scheduling","display_name":"scheduling","score":0.8970000147819519},{"id":"https://openalex.org/keywords/distributed-verification","display_name":"distributed verification","score":0.6690000295639038},{"id":"https://openalex.org/keywords/functional-simulation","display_name":"functional simulation","score":0.8420000076293945},{"id":"https://openalex.org/keywords/fault-simulation","display_name":"fault simulation","score":0.9950000047683716},{"id":"https://openalex.org/keywords/timing-verification","display_name":"timing verification","score":0.9919999837875366},{"id":"https://openalex.org/keywords/multiprocessor-simulation","display_name":"multiprocessor simulation","score":0.8619999885559082}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7752299904823303},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.644060492515564},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.574032187461853},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5499429702758789},{"id":"https://openalex.org/C59656382","wikidata":"https://www.wikidata.org/wiki/Q191536","display_name":"Conjunction (astronomy)","level":2,"score":0.4516505300998688},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4201183617115021},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40701642632484436},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.382341206073761},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.31361520290374756},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07982039451599121},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C1276947","wikidata":"https://www.wikidata.org/wiki/Q333","display_name":"Astronomy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/54.669","doi":"https://doi.org/10.1109/54.669","is_oa":false,"landing_page_url":"https://doi.org/10.1109/54.669","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1566687055","https://openalex.org/W1595785175","https://openalex.org/W1966101062","https://openalex.org/W2000276619","https://openalex.org/W2004943763","https://openalex.org/W2050831047","https://openalex.org/W2069777609","https://openalex.org/W4252142323"],"related_works":["https://openalex.org/W2182154369","https://openalex.org/W2054228610","https://openalex.org/W2098037158","https://openalex.org/W846338135","https://openalex.org/W2475865067","https://openalex.org/W2068168041","https://openalex.org/W4250199711","https://openalex.org/W2069426481","https://openalex.org/W2055175007","https://openalex.org/W24508078"],"abstract_inverted_index":{"Ada":[0],"can":[1,70],"be":[2],"used":[3,31],"as":[4],"both":[5],"a":[6,11,18,43,73],"hardware":[7],"description":[8],"language":[9],"and":[10,39,53,56],"distributed":[12,37,44],"simulation":[13,23,55],"environment,":[14],"which":[15],"results":[16],"in":[17,32],"uniform":[19],"approach":[20],"to":[21,41],"the":[22],"of":[24],"digital":[25],"designs.":[26],"Ada's":[27],"synchronization":[28],"constructs":[29],"are":[30],"conjunction":[33],"with":[34],"techniques":[35],"for":[36,51,57],"modeling":[38],"scheduling":[40],"provide":[42],"verifier.":[45],"This":[46],"technique":[47],"has":[48,63],"been":[49],"verified":[50],"functional":[52],"fault":[54],"timing":[58],"verification.":[59],"An":[60],"advantage":[61],"it":[62,69],"over":[64],"conventional":[65],"simulators":[66],"is":[67],"that":[68],"execute":[71],"on":[72],"multiprocessor":[74],"system.>":[75]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}