{"id":"https://openalex.org/W1968483754","doi":"https://doi.org/10.1109/t-ed.1984.21685","title":"Modeling physical limitations on junction scaling for CMOS","display_name":"Modeling physical limitations on junction scaling for CMOS","publication_year":1984,"publication_date":"1984-09-01","ids":{"openalex":"https://openalex.org/W1968483754","doi":"https://doi.org/10.1109/t-ed.1984.21685","mag":"1968483754"},"language":"en","primary_location":{"id":"doi:10.1109/t-ed.1984.21685","doi":"https://doi.org/10.1109/t-ed.1984.21685","is_oa":false,"landing_page_url":"https://doi.org/10.1109/t-ed.1984.21685","pdf_url":null,"source":{"id":"https://openalex.org/S162355128","display_name":"IEEE Transactions on Electron Devices","issn_l":"0018-9383","issn":["0018-9383","1557-9646"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-b","jufo-3","norway-2","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Electron Devices","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006448685","display_name":"Richard B. Fair","orcid":"https://orcid.org/0000-0002-6728-1199","observed_orcids":["https://orcid.org/0000-0002-6728-1199"]},"institutions":[{"id":"https://openalex.org/I4210133640","display_name":"MCNC Research and Development Institute","ror":"https://ror.org/042awg277","country_code":"US","type":"facility","lineage":["https://openalex.org/I4210133640"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.B. Fair","raw_affiliation_strings":["Microelectronics Center of North Carolina, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Center of North Carolina, NC, USA","institution_ids":["https://openalex.org/I4210133640"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111970676","display_name":"J. J. Wortman","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.J. Wortman","raw_affiliation_strings":["Department of Electrical Engineering, North Carolina State University, Raleigh, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054589568","display_name":"J. Liu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiann Liu","raw_affiliation_strings":["Department of Electrical Engineering, North Carolina State University, Raleigh, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065353304","display_name":"Michael A. Tischler","orcid":"https://orcid.org/0000-0002-1790-4263","observed_orcids":["https://orcid.org/0000-0002-1790-4263"]},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Tischler","raw_affiliation_strings":["Department of Electrical Engineering, North Carolina State University, Raleigh, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045062654","display_name":"N.A. Masnari","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N.A. Masnari","raw_affiliation_strings":["Department of Electrical Engineering, North Carolina State University, Raleigh, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":1.7143,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.82086364,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"31","issue":"9","first_page":"1180","last_page":"1185"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.6718999743461609,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.6718999743461609,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.19850000739097595,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11853","display_name":"Semiconductor materials and interfaces","score":0.11680000275373459,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos-scaling-limits","display_name":"CMOS scaling limits","score":0.7760000228881836},{"id":"https://openalex.org/keywords/diffusion-modeling","display_name":"diffusion modeling","score":0.4390000104904175},{"id":"https://openalex.org/keywords/ion-implantation","display_name":"ion implantation","score":0.9160000085830688},{"id":"https://openalex.org/keywords/vacancies","display_name":"vacancies","score":0.6710000038146973},{"id":"https://openalex.org/keywords/self-interstitials","display_name":"self-interstitials","score":0.9980000257492065},{"id":"https://openalex.org/keywords/rapid-thermal-annealing","display_name":"rapid thermal annealing","score":0.9089999794960022},{"id":"https://openalex.org/keywords/furnace-annealing","display_name":"furnace annealing","score":0.9589999914169312},{"id":"https://openalex.org/keywords/junction-depth","display_name":"junction depth","score":0.6389999985694885},{"id":"https://openalex.org/keywords/sheet-resistance","display_name":"sheet resistance","score":0.9509999752044678},{"id":"https://openalex.org/keywords/silicon","display_name":"silicon","score":0.7450000047683716}],"concepts":[{"id":"https://openalex.org/C2777855556","wikidata":"https://www.wikidata.org/wiki/Q4339544","display_name":"Annealing (glass)","level":2,"score":0.7306029200553894},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7189704775810242},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.7027205228805542},{"id":"https://openalex.org/C41823505","wikidata":"https://www.wikidata.org/wiki/Q1436752","display_name":"Ion implantation","level":3,"score":0.6871088147163391},{"id":"https://openalex.org/C66825105","wikidata":"https://www.wikidata.org/wiki/Q354718","display_name":"Sheet resistance","level":3,"score":0.6817524433135986},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.6538470983505249},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.6401142477989197},{"id":"https://openalex.org/C501308230","wikidata":"https://www.wikidata.org/wiki/Q618","display_name":"Boron","level":2,"score":0.5986731052398682},{"id":"https://openalex.org/C57863236","wikidata":"https://www.wikidata.org/wiki/Q1130571","display_name":"Doping","level":2,"score":0.5764073729515076},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.5584039092063904},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.48056772351264954},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4610788822174072},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.38540539145469666},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.362191379070282},{"id":"https://openalex.org/C145148216","wikidata":"https://www.wikidata.org/wiki/Q36496","display_name":"Ion","level":2,"score":0.350942999124527},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18799400329589844},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.16028952598571777},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.1413416862487793},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/t-ed.1984.21685","doi":"https://doi.org/10.1109/t-ed.1984.21685","is_oa":false,"landing_page_url":"https://doi.org/10.1109/t-ed.1984.21685","pdf_url":null,"source":{"id":"https://openalex.org/S162355128","display_name":"IEEE Transactions on Electron Devices","issn_l":"0018-9383","issn":["0018-9383","1557-9646"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-b","jufo-3","norway-2","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Electron Devices","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2009634812"],"related_works":["https://openalex.org/W2022819462","https://openalex.org/W7032890550","https://openalex.org/W2151372926","https://openalex.org/W2027249820","https://openalex.org/W1592956853","https://openalex.org/W2142549139","https://openalex.org/W2006411149","https://openalex.org/W2106348399","https://openalex.org/W4246393672","https://openalex.org/W2040365161"],"abstract_inverted_index":{"Accurate":[0],"calculations":[1],"of":[2,12,21,59,80],"diffusion":[3],"and":[4,24,69,82,93],"ion-implantation":[5],"processes":[6],"in":[7,38],"silicon":[8],"require":[9],"the":[10,19,56],"utilization":[11],"complex":[13],"steady-state":[14],"physical":[15],"models":[16],"that":[17,43,77],"include":[18],"effects":[20],"both":[22,65],"vacancies":[23],"self-interstitials.":[25],"A":[26],"new":[27],"one-dimensional":[28],"computer":[29],"program,":[30],"PROSIM":[31,49],"II,":[32],"has":[33,51],"been":[34,52],"developed":[35],"for":[36,62,99],"use":[37],"experimental":[39],"junction":[40,92],"formation":[41],"studies":[42],"impact":[44],"on":[45],"advanced":[46],"MOS":[47],"technologies.":[48],"II":[50],"used":[53,86],"to":[54,87],"study":[55],"scaling":[57],"limits":[58],"counter-doped":[60],"junctions":[61],"CMOS":[63],"using":[64],"conventional":[66],"furnace":[67],"annealing":[68,72],"rapid":[70],"thermal":[71],"processes.":[73],"It":[74],"is":[75],"found":[76],"double":[78],"implants":[79],"boron":[81],"arsenic":[83],"can":[84],"be":[85],"produce":[88],"a":[89,100],"minimum":[90],"3000-\u00c5-deep":[91],"still":[94],"satisfy":[95],"sheet":[96],"resistance":[97],"requirements":[98],"1-\u00b5m":[101],"process.":[102]},"counts_by_year":[],"updated_date":"2026-10-14T16:39:01.820549","created_date":"2016-06-24T00:00:00"}