{"id":"https://openalex.org/W1964437486","doi":"https://doi.org/10.1109/mp.2005.1405794","title":"Mixed mode integrated circuits","display_name":"Mixed mode integrated circuits","publication_year":2005,"publication_date":"2005-02-01","ids":{"openalex":"https://openalex.org/W1964437486","doi":"https://doi.org/10.1109/mp.2005.1405794","mag":"1964437486"},"language":"en","primary_location":{"id":"doi:10.1109/mp.2005.1405794","doi":"https://doi.org/10.1109/mp.2005.1405794","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mp.2005.1405794","pdf_url":null,"source":{"id":"https://openalex.org/S2902260","display_name":"IEEE Potentials","issn_l":"0278-6648","issn":["0278-6648","1558-1772"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1","poland-40","russia-white-list-2","vabb-shw"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Potentials","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005909077","display_name":"Prashant R. Bhadri","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P.R. Bhadri","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020273708","display_name":"Raghavan Srinivasan","orcid":"https://orcid.org/0000-0001-8375-6038","observed_orcids":["https://orcid.org/0000-0001-8375-6038"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Srinivasan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025053754","display_name":"Prosenjit Mal","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Mal","raw_affiliation_strings":["Senior Design Engineer in the Research and Development center, Intel Corporation, Hillsboro, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Senior Design Engineer in the Research and Development center, Intel Corporation, Hillsboro, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036344518","display_name":"Fred R. Beyette","orcid":"https://orcid.org/0000-0001-8704-7810","observed_orcids":["https://orcid.org/0000-0001-8704-7810"]},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F.R. Beyette","raw_affiliation_strings":["Department of Electrical & Computer Engineering and Computer Science, University of Cincinnati"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering and Computer Science, University of Cincinnati","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008385038","display_name":"H.W. Carter","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H.W. Carter","raw_affiliation_strings":["ECECS Department, University of Cincinnati"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECECS Department, University of Cincinnati","institution_ids":["https://openalex.org/I63135867"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.15846777,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"24","issue":"1","first_page":"6","last_page":"11"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.7846999764442444,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.7846999764442444,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.13459999859333038,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.027799999341368675,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mixed-signal-circuits","display_name":"mixed-signal circuits","score":0.9570000171661377},{"id":"https://openalex.org/keywords/system-on-chip","display_name":"system-on-chip","score":0.8100000023841858},{"id":"https://openalex.org/keywords/vlsi-design","display_name":"VLSI design","score":0.6700000166893005},{"id":"https://openalex.org/keywords/hardware-description-languages","display_name":"hardware description languages","score":0.8930000066757202},{"id":"https://openalex.org/keywords/virtual-prototyping","display_name":"virtual prototyping","score":0.5879999995231628},{"id":"https://openalex.org/keywords/automated-synthesis","display_name":"automated synthesis","score":0.43700000643730164},{"id":"https://openalex.org/keywords/design-automation","display_name":"design automation","score":0.527999997138977}],"concepts":[{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.6969572901725769},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.6368089318275452},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.6036977767944336},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5495306253433228},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5111773610115051},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.503694474697113},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5022075176239014},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4987497329711914},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.472053587436676},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44433164596557617},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4394882023334503},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4362221360206604},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.42456063628196716},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.42317143082618713},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3714534044265747},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35086590051651},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3334375023841858},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mp.2005.1405794","doi":"https://doi.org/10.1109/mp.2005.1405794","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mp.2005.1405794","pdf_url":null,"source":{"id":"https://openalex.org/S2902260","display_name":"IEEE Potentials","issn_l":"0278-6648","issn":["0278-6648","1558-1772"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1","poland-40","russia-white-list-2","vabb-shw"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Potentials","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1517072937","https://openalex.org/W1566916904","https://openalex.org/W1597620877","https://openalex.org/W1651707596","https://openalex.org/W2097913753","https://openalex.org/W3103339143"],"related_works":["https://openalex.org/W2157157557","https://openalex.org/W95405338","https://openalex.org/W4244534106","https://openalex.org/W2137385488","https://openalex.org/W2203896027","https://openalex.org/W2490038465","https://openalex.org/W2102283092","https://openalex.org/W2159558705","https://openalex.org/W2031524324","https://openalex.org/W72964427"],"abstract_inverted_index":{"This":[0,94],"work":[1],"presents":[2],"the":[3,43,49,91,106,132,151,160,164],"mixed":[4,50],"mode":[5,51],"integrated":[6,32,52],"circuit":[7,53],"design.":[8],"The":[9,35],"development":[10],"of":[11,77,109,134,150,163],"SOC":[12],"technology,":[13],"CAD":[14],"and":[15,21,38,72,87,115,122,124,146],"simulation":[16],"resources":[17],"are":[18,68],"providing":[19],"system":[20,60],"chip":[22,57],"designers":[23],"with":[24,74],"design":[25,36,44,54,126],"tools":[26,41],"necessary":[27,154],"for":[28],"successfully":[29],"completing":[30],"fully":[31],"CMOS":[33],"hardware.":[34],"methodology":[37],"new":[39],"CAD/simulation":[40],"allow":[42],"engineer":[45],"to":[46,99,105,158],"focus":[47],"on":[48,90],"without":[55],"losing":[56],"functionality":[58,133],"or":[59,148],"level":[61],"performance":[62],"specifications.":[63],"Integrated":[64],"circuits-are":[65],"designed,":[66],"prototypes":[67],"fabricated,":[69],"layout":[70],"implemented":[71],"tested":[73],"varying":[75],"degrees":[76],"automation.":[78],"Very":[79],"large":[80],"scale":[81],"integration":[82],"(VLSI)":[83],"systems":[84,102],"have":[85],"digital":[86,98],"analog":[88],"components":[89],"same":[92],"chip.":[93],"shift":[95],"from":[96],"purely":[97],"mixed-signal":[100],"(MS)":[101],"is":[103,153],"due":[104],"high":[107],"values":[108],"operating":[110],"frequencies":[111],"in":[112],"communication":[113],"circuits":[114],"shrinking":[116],"feature":[117],"sizes.":[118],"Hardware":[119],"description":[120],"languages":[121],"simulators":[123],"automatic":[125],"software":[127],"programs":[128],"(called":[129],"synthesizers)":[130],"describe":[131],"each":[135],"module":[136],"as":[137],"a":[138,143],"\"simulatable\"":[139],"model":[140,156],"(also":[141],"called":[142],"virtual":[144],"prototype)":[145],"redesign":[147],"modification":[149],"requirements":[152,162],"if":[155],"need":[157],"meet":[159],"functional":[161],"module.":[165]},"counts_by_year":[],"updated_date":"2026-10-30T12:39:25.321706","created_date":"2016-06-24T00:00:00"}