{"id":"https://openalex.org/W195406916","doi":null,"title":"Design and analysis of an FPGA-based, multi-processor HW-SW system for SCC applications","display_name":"Design and analysis of an FPGA-based, multi-processor HW-SW system for SCC applications","publication_year":2010,"publication_date":"2010-01-01","ids":{"openalex":"https://openalex.org/W195406916","mag":"195406916"},"language":"en","primary_location":{"id":"pmh:oai:scholarworks.rit.edu:theses-7947","doi":null,"is_oa":true,"landing_page_url":"https://scholarworks.rit.edu/theses/6942","pdf_url":"https://repository.rit.edu/cgi/viewcontent.cgi?article=7947&context=theses","source":{"id":"https://openalex.org/S4306402456","display_name":"RIT Scholar Works (Rochester Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I155173764","host_organization_name":"Rochester Institute of Technology","host_organization_lineage":["https://openalex.org/I155173764"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Theses","raw_type":"text"},"volume":null,"type":"dissertation","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://repository.rit.edu/cgi/viewcontent.cgi?article=7947&context=theses","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009482080","display_name":"Andrew F. Fitzgerald","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Andrew F. Fitzgerald","raw_affiliation_strings":["Rochester\u00a0Institute\u00a0of\u00a0Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rochester\u00a0Institute\u00a0of\u00a0Technology","institution_ids":["https://openalex.org/I155173764"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5009482080"],"corresponding_institution_ids":["https://openalex.org/I155173764"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7871000170707703,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7871000170707703,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.17319999635219574,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.014700000174343586,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.8880000114440918},{"id":"https://openalex.org/keywords/soft-core-processor","display_name":"soft-core processor","score":0.6869999766349792},{"id":"https://openalex.org/keywords/nios-ii","display_name":"Nios II","score":0.8500000238418579},{"id":"https://openalex.org/keywords/hardware-software-co-design","display_name":"hardware-software co-design","score":0.7590000033378601},{"id":"https://openalex.org/keywords/aes","display_name":"AES","score":0.5400000214576721},{"id":"https://openalex.org/keywords/galois-counter-mode","display_name":"Galois/Counter Mode","score":0.9409999847412109},{"id":"https://openalex.org/keywords/reconfigurable-hardware","display_name":"reconfigurable hardware","score":0.6449999809265137},{"id":"https://openalex.org/keywords/embedded-systems-security","display_name":"embedded systems security","score":0.7149999737739563},{"id":"https://openalex.org/keywords/bitstream-encryption","display_name":"bitstream encryption","score":0.7739999890327454},{"id":"https://openalex.org/keywords/hardware-partitioning","display_name":"hardware partitioning","score":0.3240000009536743}],"concepts":[{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7594312429428101},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7373367547988892},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6848118305206299},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.6108303070068359},{"id":"https://openalex.org/C94520183","wikidata":"https://www.wikidata.org/wiki/Q190746","display_name":"Advanced Encryption Standard","level":3,"score":0.5444586873054504},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.5169262290000916},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42596617341041565},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22052696347236633},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.10800755023956299}],"mesh":[],"locations_count":3,"locations":[{"id":"pmh:oai:scholarworks.rit.edu:theses-7947","doi":null,"is_oa":true,"landing_page_url":"https://scholarworks.rit.edu/theses/6942","pdf_url":"https://repository.rit.edu/cgi/viewcontent.cgi?article=7947&context=theses","source":{"id":"https://openalex.org/S4306402456","display_name":"RIT Scholar Works (Rochester Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I155173764","host_organization_name":"Rochester Institute of Technology","host_organization_lineage":["https://openalex.org/I155173764"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Theses","raw_type":"text"},{"id":"pmh:oai:repository.rit.edu:theses-7947","doi":null,"is_oa":false,"landing_page_url":"https://repository.rit.edu/theses/6942","pdf_url":null,"source":{"id":"https://openalex.org/S4306402456","display_name":"RIT Scholar Works (Rochester Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I155173764","host_organization_name":"Rochester Institute of Technology","host_organization_lineage":["https://openalex.org/I155173764"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Theses","raw_type":"text"},{"id":"mag:195406916","doi":null,"is_oa":false,"landing_page_url":"https://scholarworks.rit.edu/cgi/viewcontent.cgi?article=7947&context=theses","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":{"id":"pmh:oai:scholarworks.rit.edu:theses-7947","doi":null,"is_oa":true,"landing_page_url":"https://scholarworks.rit.edu/theses/6942","pdf_url":"https://repository.rit.edu/cgi/viewcontent.cgi?article=7947&context=theses","source":{"id":"https://openalex.org/S4306402456","display_name":"RIT Scholar Works (Rochester Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I155173764","host_organization_name":"Rochester Institute of Technology","host_organization_lineage":["https://openalex.org/I155173764"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Theses","raw_type":"text"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320311089","display_name":"National Security Agency","ror":"https://ror.org/0047bvr32"},{"id":"https://openalex.org/F4320332178","display_name":"National Institute of Standards and Technology","ror":"https://ror.org/05xpvk416"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W195406916.pdf","grobid_xml":"https://content.openalex.org/works/W195406916.grobid-xml"},"referenced_works_count":51,"referenced_works":["https://openalex.org/W13103650","https://openalex.org/W74404479","https://openalex.org/W112964067","https://openalex.org/W170974838","https://openalex.org/W1487268209","https://openalex.org/W1497481941","https://openalex.org/W1541795511","https://openalex.org/W1556212265","https://openalex.org/W1568970091","https://openalex.org/W1572432318","https://openalex.org/W1577129943","https://openalex.org/W1581096142","https://openalex.org/W1584498424","https://openalex.org/W1660562555","https://openalex.org/W1836039892","https://openalex.org/W1913584704","https://openalex.org/W1972617203","https://openalex.org/W1977850862","https://openalex.org/W1979123776","https://openalex.org/W2025640244","https://openalex.org/W2028760262","https://openalex.org/W2034115915","https://openalex.org/W2039366259","https://openalex.org/W2099179520","https://openalex.org/W2112244944","https://openalex.org/W2113861229","https://openalex.org/W2115840814","https://openalex.org/W2117215427","https://openalex.org/W2117420234","https://openalex.org/W2118220486","https://openalex.org/W2118599102","https://openalex.org/W2120602073","https://openalex.org/W2122711125","https://openalex.org/W2123809845","https://openalex.org/W2125736298","https://openalex.org/W2126260501","https://openalex.org/W2136128029","https://openalex.org/W2136500007","https://openalex.org/W2145881907","https://openalex.org/W2149174385","https://openalex.org/W2150448014","https://openalex.org/W2154419929","https://openalex.org/W2161048573","https://openalex.org/W2163354454","https://openalex.org/W2167720990","https://openalex.org/W2506672464","https://openalex.org/W2590317045","https://openalex.org/W2625365318","https://openalex.org/W2727655671","https://openalex.org/W2916334930","https://openalex.org/W3031861560"],"related_works":["https://openalex.org/W2119681640","https://openalex.org/W2116502997","https://openalex.org/W7100367435","https://openalex.org/W1983487478","https://openalex.org/W2182213399","https://openalex.org/W4404101854","https://openalex.org/W1553818849","https://openalex.org/W4285110201","https://openalex.org/W2044139457","https://openalex.org/W35305793"],"abstract_inverted_index":{"The":[0,166,237],"last":[1],"30":[2],"years":[3],"have":[4,101],"seen":[5],"an":[6,64,118,146,176,219],"increase":[7],"in":[8,63,228],"the":[9,57,67,141,204,212,222,240,245,251,268],"complexity":[10,35],"of":[11,17,23,30,59,74,107,121,145,163,168,221,239,244,253,267],"embedded":[12,61],"systems":[13,21,62,135,150],"from":[14],"a":[15,27,127,160,209,265],"collection":[16],"simple":[18],"circuits":[19],"to":[20,48,79,151,172,198],"consisting":[22],"multiple":[24],"processors":[25,109,184],"managing":[26],"wide":[28],"variety":[29],"devices.":[31,75],"This":[32,115],"ever":[33],"increasing":[34],"frequently":[36],"requires":[37],"that":[38,185],"high":[39,102,156,161,259],"assurance,":[40],"fail-safe":[41,134],"and":[42,53,88,94,104,123,133,154,174,235,242],"secure":[43],"design":[44,173,205],"techniques":[45,195],"be":[46,138],"applied":[47],"protect":[49],"against":[50],"possible":[51],"failures":[52],"breaches.":[54],"To":[55],"facilitate":[56],"implementation":[58,220],"these":[60,80,149],"efficient":[65],"way,":[66],"FPGA":[68,129],"industry":[69],"recently":[70],"created":[71],"new":[72],"families":[73],"New":[76],"features":[77,238],"added":[78],"devices":[81,100],"include":[82],"anti-tamper":[83],"monitoring,":[84],"bit":[85],"stream":[86],"encryption,":[87],"optimized":[89],"routing":[90],"architectures":[91,243],"for":[92,117,232],"physical":[93],"functional":[95],"logic":[96,113],"partition":[97],"isolation.":[98],"These":[99],"capacities":[103],"are":[105],"capable":[106],"implementing":[108],"using":[110],"their":[111],"reprogrammable":[112],"structures.":[114],"allows":[116],"unprecedented":[119],"level":[120,162],"hardware":[122,143,262],"software":[124],"interaction":[125],"within":[126,140],"single":[128],"chip.":[130],"High":[131],"assurance":[132],"can":[136],"now":[137],"implemented":[139],"reconfigurable":[142],"fabric":[144],"FPGA,":[147],"enabling":[148],"maintain":[152],"flexibility":[153],"achieve":[155],"performance":[157],"while":[158],"providing":[159],"data":[164,187],"security.":[165],"objective":[167],"this":[169],"thesis":[170],"was":[171],"analyze":[175],"FPGA-based":[177,191],"system":[178],"containing":[179],"two":[180,189],"isolated,":[181],"softcore":[182],"Nios":[183],"share":[186],"through":[188],"crypto-engines.":[190],"single-chip":[192],"cryptographic":[193],"(SCC)":[194],"were":[196,248],"employed":[197],"ensure":[199],"proper":[200],"component":[201],"isolation":[202],"when":[203],"is":[206,218],"placed":[207],"on":[208],"device":[210],"supporting":[211],"appropriate":[213],"security":[214],"primitives.":[215],"Each":[216],"crypto-engine":[217],"Advanced":[223],"Encryption":[224],"Standard":[225],"(AES),":[226],"operating":[227],"Galois/Counter":[229],"Mode":[230],"(GCM)":[231],"both":[233],"encryption":[234],"authentication.":[236],"microprocessors":[241],"AES":[246],"crypto-engines":[247],"varied":[249],"with":[250],"goal":[252],"determining":[254],"combinations":[255],"which":[256],"best":[257],"target":[258],"performance,":[260],"minimal":[261],"usage,":[263],"or":[264],"combination":[266],"two.":[269]},"counts_by_year":[],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}