{"id":"https://openalex.org/W1931323219","doi":"https://doi.org/10.1109/ismvl.2000.848596","title":"Multi-input variable-threshold circuits for multi-valued logic functions","display_name":"Multi-input variable-threshold circuits for multi-valued logic functions","publication_year":2002,"publication_date":"2002-11-07","ids":{"openalex":"https://openalex.org/W1931323219","doi":"https://doi.org/10.1109/ismvl.2000.848596","mag":"1931323219"},"language":"en","primary_location":{"id":"doi:10.1109/ismvl.2000.848596","doi":"https://doi.org/10.1109/ismvl.2000.848596","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2000.848596","pdf_url":null,"source":{"id":"https://openalex.org/S4210220027","display_name":"IEEE International Symposium on Multiple-Valued Logic (ISMVL)","issn_l":"0195-623X","issn":["0195-623X","2378-2226"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057066787","display_name":"M. Syuto","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I118574687","display_name":"University of Miyazaki","ror":"https://ror.org/0447kww10","country_code":"JP","type":"education","lineage":["https://openalex.org/I118574687"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Syuto","raw_affiliation_strings":["Miyazaki University, Miyazaki, Japan","Miyazaki Univ., Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Miyazaki University, Miyazaki, Japan","institution_ids":["https://openalex.org/I118574687"]},{"raw_affiliation_string":"Miyazaki Univ., Japan","institution_ids":["https://openalex.org/I118574687"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103252123","display_name":"Jing Shuang Shen","orcid":"https://orcid.org/0000-0003-1231-6590","observed_orcids":["https://orcid.org/0000-0003-1231-6590"]},"institutions":[{"id":"https://openalex.org/I118574687","display_name":"University of Miyazaki","ror":"https://ror.org/0447kww10","country_code":"JP","type":"education","lineage":["https://openalex.org/I118574687"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"J. Shen","raw_affiliation_strings":["Miyazaki University, Miyazaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Miyazaki University, Miyazaki, Japan","institution_ids":["https://openalex.org/I118574687"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101777998","display_name":"Koichi Tanno","orcid":"https://orcid.org/0000-0003-3548-5178","observed_orcids":["https://orcid.org/0000-0003-3548-5178"]},"institutions":[{"id":"https://openalex.org/I118574687","display_name":"University of Miyazaki","ror":"https://ror.org/0447kww10","country_code":"JP","type":"education","lineage":["https://openalex.org/I118574687"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Tanno","raw_affiliation_strings":["Miyazaki University, Miyazaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Miyazaki University, Miyazaki, Japan","institution_ids":["https://openalex.org/I118574687"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072469129","display_name":"Okihiko Ishizuka","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I118574687","display_name":"University of Miyazaki","ror":"https://ror.org/0447kww10","country_code":"JP","type":"education","lineage":["https://openalex.org/I118574687"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"O. Ishizuka","raw_affiliation_strings":["Miyazaki University, Miyazaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Miyazaki University, Miyazaki, Japan","institution_ids":["https://openalex.org/I118574687"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I118574687"],"apc_list":null,"apc_paid":null,"fwci":1.1268,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.72668686,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"27","last_page":"32"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.6035000085830688,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.6035000085830688,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.10249999910593033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.09759999811649323,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/many-valued-logic","display_name":"many-valued logic","score":0.9819999933242798}],"concepts":[{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6935923099517822},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5884984135627747},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5881574749946594},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.568578839302063},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5473369359970093},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5168550610542297},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.49416330456733704},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49261170625686646},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.45978856086730957},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.45683711767196655},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.41046708822250366},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3128806948661804},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.28278034925460815},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25166046619415283},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.24346497654914856},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22808128595352173},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14992618560791016},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0904420018196106},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ismvl.2000.848596","doi":"https://doi.org/10.1109/ismvl.2000.848596","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ismvl.2000.848596","pdf_url":null,"source":{"id":"https://openalex.org/S4210220027","display_name":"IEEE International Symposium on Multiple-Valued Logic (ISMVL)","issn_l":"0195-623X","issn":["0195-623X","2378-2226"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1530161807","https://openalex.org/W2160142098","https://openalex.org/W3147616483","https://openalex.org/W6631745131"],"related_works":["https://openalex.org/W4283157604","https://openalex.org/W2158650530","https://openalex.org/W1530161807","https://openalex.org/W2147347797","https://openalex.org/W1520015427","https://openalex.org/W2158866721","https://openalex.org/W3002999291","https://openalex.org/W2044263958","https://openalex.org/W2041951979","https://openalex.org/W2030406497"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"two-types":[3],"of":[4,24,36,90,100,111,124,146],"Multi-Input":[5],"Variable-Threshold":[6],"(M-I":[7],"V-T)":[8],"circuits":[9,21,44,79,103,118,153],"and":[10,28,63,135],"their":[11],"applications":[12],"to":[13,31],"Multi-Valued":[14],"Logic":[15],"(MVL)":[16],"are":[17,22,45,48,104],"proposed.":[18],"M-I":[19,37,42,116,151],"V-T":[20,38,43,117,152],"extensions":[23],"binary":[25],"CMOS":[26,70,87],"NAND":[27],"NOR":[29],"gates":[30,62],"multi-valued":[32],"logic.":[33],"First,":[34],"definitions":[35],"functions":[39],"realized":[40],"with":[41,60,72,150],"presented,":[46],"they":[47],"implemented":[49],"using":[50,91,106,115],"neuron-MOS":[51,54],"transistors.":[52],"The":[53,121],"transistor":[55],"is":[56,119,128,136,154],"a":[57,73,112,147],"novel":[58],"device":[59],"multi-input":[61],"can":[64,80],"be":[65,81],"fabricated":[66,83],"by":[67,84],"the":[68,77,85,92,98,101,125,132,140,144],"standard":[69,86],"process":[71,88],"double-poly":[74],"layer.":[75],"Therefore,":[76],"proposed":[78,102],"easily":[82],"instead":[89],"multi-level":[93],"ion":[94],"implantation":[95],"process.":[96],"Second,":[97],"characteristics":[99],"evaluated":[105],"HSPICE":[107],"simulations.":[108],"Third,":[109],"realization":[110],"product":[113,126],"term":[114,127],"presented.":[120],"circuit":[122,134],"implementation":[123],"extended":[129],"naturally":[130],"from":[131],"literal":[133,141],"more":[137],"powerful":[138],"than":[139],"circuit.":[142],"Finally,":[143],"synthesis":[145],"MVL":[148],"function":[149],"discussed.":[155]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-10-30T12:39:25.321706","created_date":"2016-06-24T00:00:00"}