{"id":"https://openalex.org/W1908289104","doi":"https://doi.org/10.1109/cmpcon.1995.512398","title":"The PowerPC 620 microprocessor: a high performance superscalar RISC microprocessor","display_name":"The PowerPC 620 microprocessor: a high performance superscalar RISC microprocessor","publication_year":2002,"publication_date":"2002-11-19","ids":{"openalex":"https://openalex.org/W1908289104","doi":"https://doi.org/10.1109/cmpcon.1995.512398","mag":"1908289104"},"language":"en","primary_location":{"id":"doi:10.1109/cmpcon.1995.512398","doi":"https://doi.org/10.1109/cmpcon.1995.512398","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cmpcon.1995.512398","pdf_url":null,"source":{"id":"https://openalex.org/S7407086094","display_name":"IEEE Computer Society International Conference (COMPCON Spring)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Digest of Papers. COMPCON'95. Technologies for the Information Superhighway","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012027631","display_name":"Dave Levitan","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Levitan","raw_affiliation_strings":["Somerset Design Center, International Business Machines Corporation, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Somerset Design Center, International Business Machines Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":null,"display_name":"T. Thomas","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1333370159","display_name":"Motorola (United States)","ror":"https://ror.org/01hafxd32","country_code":"US","type":"company","lineage":["https://openalex.org/I1333370159"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. Thomas","raw_affiliation_strings":["Somerset Design Center, Motorola, Inc., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Somerset Design Center, Motorola, Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I1333370159"]}]},{"author_position":"last","author":{"id":null,"display_name":"P. Tu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Tu","raw_affiliation_strings":["Somerset Design Center, International Business Machines Corporation, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Somerset Design Center, International Business Machines Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.1877,"has_fulltext":false,"cited_by_count":53,"citation_normalized_percentile":{"value":0.92370756,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"285","last_page":"291"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0017999999690800905,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.000699999975040555,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/risc-processor","display_name":"RISC processor","score":0.9729999899864197},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"instruction-level parallelism","score":0.9409999847412109},{"id":"https://openalex.org/keywords/64-bit-microprocessor","display_name":"64-bit microprocessor","score":0.7919999957084656},{"id":"https://openalex.org/keywords/application-servers","display_name":"application servers","score":0.5139999985694885},{"id":"https://openalex.org/keywords/powerpc-architecture","display_name":"PowerPC architecture","score":0.7020000219345093}],"concepts":[{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.9719815254211426},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.8529117107391357},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.7233081459999084},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6765261888504028},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.5757338404655457},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3873632550239563},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3693581819534302},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2914609909057617},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2492305338382721},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.22875797748565674},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.09600752592086792}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cmpcon.1995.512398","doi":"https://doi.org/10.1109/cmpcon.1995.512398","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cmpcon.1995.512398","pdf_url":null,"source":{"id":"https://openalex.org/S7407086094","display_name":"IEEE Computer Society International Conference (COMPCON Spring)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Digest of Papers. COMPCON'95. Technologies for the Information Superhighway","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1974374403","https://openalex.org/W2018861974","https://openalex.org/W2048554841","https://openalex.org/W2534729072","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2097172740","https://openalex.org/W7095288142","https://openalex.org/W2534729072","https://openalex.org/W1556213962","https://openalex.org/W1974374403","https://openalex.org/W2098909011","https://openalex.org/W2127399338","https://openalex.org/W1569254892","https://openalex.org/W4240425704","https://openalex.org/W2056901520"],"abstract_inverted_index":{"The":[0],"PowerPC":[1,20,46,60,62,65],"620":[2],"RISC":[3],"microprocessor":[4],"is":[5,39,56],"the":[6,10,19,40,45,59],"first":[7,41],"chip":[8],"for":[9],"application":[11,53],"server":[12],"and":[13,51,55,64],"technical":[14],"workstation":[15],"product":[16],"line":[17],"within":[18],"family.":[21],"It":[22,38],"utilizes":[23],"a":[24],"high":[25],"performance":[26],"microarchitecture":[27],"with":[28,58],"many":[29],"advanced":[30],"superscalar":[31],"features":[32],"to":[33],"exploit":[34],"instruction":[35],"level":[36],"parallelism.":[37],"64-bit":[42,52],"implementation":[43],"of":[44],"architecture":[47],"supporting":[48],"both":[49],"32-":[50],"software,":[54],"compatible":[57],"601,":[61],"603,":[63],"604":[66],"microprocessors.":[67]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-10-27T15:51:10.671819","created_date":"2016-06-24T00:00:00"}