{"id":"https://openalex.org/W1865517392","doi":"https://doi.org/10.1109/isemc.1997.667693","title":"Design considerations of phase-locked loop systems for spread spectrum clock generation compatibility","display_name":"Design considerations of phase-locked loop systems for spread spectrum clock generation compatibility","publication_year":2002,"publication_date":"2002-11-23","ids":{"openalex":"https://openalex.org/W1865517392","doi":"https://doi.org/10.1109/isemc.1997.667693","mag":"1865517392"},"language":"en","primary_location":{"id":"doi:10.1109/isemc.1997.667693","doi":"https://doi.org/10.1109/isemc.1997.667693","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isemc.1997.667693","pdf_url":null,"source":{"id":"https://openalex.org/S4393918214","display_name":"IEEE International Symposium on Electromagnetic Compatibility","issn_l":"2158-110X","issn":["2158-110X"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE 1997, EMC, Austin Style. IEEE 1997 International Symposium on Electromagnetic Compatibility. Symposium Record (Cat. No.97CH36113)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039791977","display_name":"Keith B. Hardin","orcid":"https://orcid.org/0000-0002-8809-478X","observed_orcids":["https://orcid.org/0000-0002-8809-478X"]},"institutions":[{"id":"https://openalex.org/I154586514","display_name":"Lexmark (United States)","ror":"https://ror.org/00basdj35","country_code":"US","type":"company","lineage":["https://openalex.org/I154586514"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K.B. Hardin","raw_affiliation_strings":["Lexmark International, Inc., Lexington, KY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lexmark International, Inc., Lexington, KY, USA","institution_ids":["https://openalex.org/I154586514"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077074945","display_name":"John T. Fessler","orcid":"https://orcid.org/0000-0003-1755-589X","observed_orcids":["https://orcid.org/0000-0003-1755-589X"]},"institutions":[{"id":"https://openalex.org/I154586514","display_name":"Lexmark (United States)","ror":"https://ror.org/00basdj35","country_code":"US","type":"company","lineage":["https://openalex.org/I154586514"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.T. Fessler","raw_affiliation_strings":["Lexmark International, Inc., Lexington, KY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lexmark International, Inc., Lexington, KY, USA","institution_ids":["https://openalex.org/I154586514"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040236656","display_name":"N.L. Webb","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I154586514","display_name":"Lexmark (United States)","ror":"https://ror.org/00basdj35","country_code":"US","type":"company","lineage":["https://openalex.org/I154586514"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N.L. Webb","raw_affiliation_strings":["Lexmark International, Inc., Lexington, KY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lexmark International, Inc., Lexington, KY, USA","institution_ids":["https://openalex.org/I154586514"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041116237","display_name":"J.B. Berry","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I154586514","display_name":"Lexmark (United States)","ror":"https://ror.org/00basdj35","country_code":"US","type":"company","lineage":["https://openalex.org/I154586514"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.B. Berry","raw_affiliation_strings":["Lexmark International, Inc., Lexington, KY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lexmark International, Inc., Lexington, KY, USA","institution_ids":["https://openalex.org/I154586514"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073671511","display_name":"A.L. Cable","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A.L. Cable","raw_affiliation_strings":["Intel Corporation, Chandler, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Chandler, AZ, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000758516","display_name":"M.J. Pulley","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.J. Pulley","raw_affiliation_strings":["Intel Corporation, Chandler, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Chandler, AZ, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.6317,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.96974978,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"302","last_page":"307"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9702000021934509,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9702000021934509,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.029200000688433647,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"phase-locked loop","score":0.8450000286102295},{"id":"https://openalex.org/keywords/radiated-emissions","display_name":"radiated emissions","score":0.8840000033378601},{"id":"https://openalex.org/keywords/electromagnetic-compatibility","display_name":"electromagnetic compatibility","score":0.6880000233650208},{"id":"https://openalex.org/keywords/clock-skew","display_name":"clock skew","score":0.8579999804496765},{"id":"https://openalex.org/keywords/electromagnetic-interference-suppression","display_name":"electromagnetic interference suppression","score":0.5709999799728394}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.9003398418426514},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.6709456443786621},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6286242604255676},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6122971773147583},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5973195433616638},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.5558967590332031},{"id":"https://openalex.org/C188414643","wikidata":"https://www.wikidata.org/wiki/Q3001183","display_name":"Harmonics","level":3,"score":0.5475729703903198},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5053654313087463},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.48956426978111267},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.4723091125488281},{"id":"https://openalex.org/C105344744","wikidata":"https://www.wikidata.org/wiki/Q958957","display_name":"Spread spectrum","level":3,"score":0.4394633173942566},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.38153502345085144},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34590667486190796},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.3431529998779297},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.32279172539711},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.284210741519928},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.22627133131027222},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.21585863828659058},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.21121084690093994},{"id":"https://openalex.org/C47696715","wikidata":"https://www.wikidata.org/wiki/Q233394","display_name":"Code division multiple access","level":2,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isemc.1997.667693","doi":"https://doi.org/10.1109/isemc.1997.667693","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isemc.1997.667693","pdf_url":null,"source":{"id":"https://openalex.org/S4393918214","display_name":"IEEE International Symposium on Electromagnetic Compatibility","issn_l":"2158-110X","issn":["2158-110X"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE 1997, EMC, Austin Style. IEEE 1997 International Symposium on Electromagnetic Compatibility. Symposium Record (Cat. No.97CH36113)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2098928452","https://openalex.org/W2138383709","https://openalex.org/W2153267648","https://openalex.org/W3142075743"],"related_works":["https://openalex.org/W4405360552","https://openalex.org/W2138383709","https://openalex.org/W2110738774","https://openalex.org/W1539055316","https://openalex.org/W2134910628","https://openalex.org/W3107350538","https://openalex.org/W1988911998","https://openalex.org/W2072756353","https://openalex.org/W3002456635","https://openalex.org/W2081697573"],"abstract_inverted_index":{"A":[0],"technique":[1,55],"was":[2],"proposed":[3],"which":[4,83],"reduces":[5,37],"the":[6,38,48,92,95,105],"radiated":[7,39],"emissions":[8,40],"of":[9,94,111],"a":[10,43,51,65,76,85],"digital":[11],"clock":[12,34,44,101],"signal":[13,45,49],"and":[14,118],"its":[15],"associated":[16,41],"harmonics":[17],"by":[18,46],"as":[19,21,31,75],"much":[20],"10-20":[22],"dB,":[23],"depending":[24],"on":[25],"frequency.":[26],"This":[27,54,113],"technique,":[28],"referred":[29],"to":[30,91,99],"spread":[32],"spectrum":[33],"generation":[35],"(SSCG),":[36],"with":[42,50,59],"modulating":[47],"unique":[52],"waveform.":[53],"can":[56],"be":[57,89],"used":[58,63],"minimal":[60],"consideration":[61],"when":[62,127],"in":[64,97,130],"system":[66],"that":[67,121],"does":[68],"not":[69],"utilize":[70],"frequency":[71],"dependent":[72],"devices":[73],"such":[74],"phase-locked":[77],"loop":[78],"(PLL).":[79],"For":[80],"those":[81],"designs":[82],"incorporate":[84],"PLL,":[86],"attention":[87],"must":[88],"given":[90],"design":[93,116],"PLL":[96,131],"order":[98],"minimize":[100],"skew":[102],"while":[103],"at":[104],"same":[106],"time":[107],"maintain":[108],"maximum":[109],"attenuation":[110],"emissions.":[112],"paper":[114],"presents":[115],"considerations":[117],"modeling":[119],"techniques":[120],"an":[122],"EMC":[123],"engineer":[124],"should":[125],"consider":[126],"implementing":[128],"SSCG":[129],"based":[132],"systems.":[133]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-10-26T11:51:55.731654","created_date":"2016-06-24T00:00:00"}