{"id":"https://openalex.org/W1850320327","doi":"https://doi.org/10.1109/icvd.1998.646619","title":"Mixed-signal test","display_name":"Mixed-signal test","publication_year":2002,"publication_date":"2002-11-27","ids":{"openalex":"https://openalex.org/W1850320327","doi":"https://doi.org/10.1109/icvd.1998.646619","mag":"1850320327"},"language":"en","primary_location":{"id":"doi:10.1109/icvd.1998.646619","doi":"https://doi.org/10.1109/icvd.1998.646619","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.1998.646619","pdf_url":null,"source":{"id":"https://openalex.org/S4306419912","display_name":"International Conference on VLSI Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Eleventh International Conference on VLSI Design","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039616323","display_name":"A.K. Majhi","orcid":"https://orcid.org/0000-0002-9517-7911","observed_orcids":["https://orcid.org/0000-0002-9517-7911"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A.K. Majhi","raw_affiliation_strings":["Mentor Graphics (India) Private Limited, Hyderabad, India","Mentor Graphics (India) Ltd., Hyderabad, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics (India) Private Limited, Hyderabad, India","institution_ids":[]},{"raw_affiliation_string":"Mentor Graphics (India) Ltd., Hyderabad, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084081268","display_name":"Vishwani D. Agrawal","orcid":"https://orcid.org/0000-0002-7121-5979","observed_orcids":["https://orcid.org/0000-0002-7121-5979"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"V.D. Agrawal","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2039,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.7757362,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"285","last_page":"288"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.0,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mixed-signal-testing","display_name":"mixed-signal testing","score":0.9890000224113464},{"id":"https://openalex.org/keywords/analog-circuits","display_name":"analog circuits","score":0.8429999947547913},{"id":"https://openalex.org/keywords/functional-testing","display_name":"functional testing","score":0.8119999766349792},{"id":"https://openalex.org/keywords/structural-testing","display_name":"structural testing","score":0.9980000257492065},{"id":"https://openalex.org/keywords/time-to-market","display_name":"time to market","score":0.7900000214576721}],"concepts":[{"id":"https://openalex.org/C80823478","wikidata":"https://www.wikidata.org/wiki/Q4493432","display_name":"Functional testing","level":3,"score":0.6850719451904297},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6686476469039917},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.6089833378791809},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.6060768365859985},{"id":"https://openalex.org/C188598960","wikidata":"https://www.wikidata.org/wiki/Q7705805","display_name":"Test strategy","level":3,"score":0.6031794548034668},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5820800065994263},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.5245347619056702},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5084437727928162},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5023655891418457},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4899546205997467},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.466953843832016},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45623326301574707},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4442685544490814},{"id":"https://openalex.org/C7166840","wikidata":"https://www.wikidata.org/wiki/Q1199682","display_name":"System testing","level":2,"score":0.43670955300331116},{"id":"https://openalex.org/C19351080","wikidata":"https://www.wikidata.org/wiki/Q1395034","display_name":"New product development","level":2,"score":0.4332214593887329},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4105275571346283},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35018980503082275},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2557542324066162},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21864965558052063},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.165725439786911},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1437188684940338},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.08554911613464355},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icvd.1998.646619","doi":"https://doi.org/10.1109/icvd.1998.646619","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icvd.1998.646619","pdf_url":null,"source":{"id":"https://openalex.org/S4306419912","display_name":"International Conference on VLSI Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Eleventh International Conference on VLSI Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W153048353","https://openalex.org/W1494738794","https://openalex.org/W1849410037","https://openalex.org/W1895333871","https://openalex.org/W1974324874","https://openalex.org/W1980392502","https://openalex.org/W1997550941","https://openalex.org/W1999058593","https://openalex.org/W2023993323","https://openalex.org/W2065680840","https://openalex.org/W2071661549","https://openalex.org/W2081570749","https://openalex.org/W2084233556","https://openalex.org/W2099425240","https://openalex.org/W2128579103","https://openalex.org/W2135321204","https://openalex.org/W4234197374","https://openalex.org/W4235485521","https://openalex.org/W4242702275","https://openalex.org/W4244917842","https://openalex.org/W4247344346","https://openalex.org/W4249791392","https://openalex.org/W4253563432"],"related_works":["https://openalex.org/W2205929458","https://openalex.org/W4251137124","https://openalex.org/W2358993128","https://openalex.org/W7095774189","https://openalex.org/W3128006774","https://openalex.org/W1506855019","https://openalex.org/W2128892864","https://openalex.org/W2158483376","https://openalex.org/W2118869825","https://openalex.org/W2009534499"],"abstract_inverted_index":{"The":[0],"test":[1,32,36],"process":[2],"for":[3,43],"analog":[4,20],"circuits":[5],"currently":[6],"focuses":[7],"on":[8],"performance":[9],"verification,":[10],"generally":[11],"known":[12],"as":[13],"functional":[14,28,78],"testing.":[15],"For":[16,46],"many":[17,86],"classes":[18],"of":[19,66,71,108],"circuits,":[21],"there":[22,94],"are":[23,40,54],"already":[24],"well-known":[25],"and":[26,35,52,68,75,112],"accepted":[27],"tests.":[29],"However,":[30],"the":[31,64,109],"development":[33,58],"time":[34,39,59],"set":[37],"application":[38],"too":[41],"long":[42],"today's":[44],"circuits.":[45],"new":[47],"products,":[48],"short":[49],"product":[50],"cycles":[51],"time-to-market":[53],"critical":[55],"considerations.":[56],"Test":[57],"has":[60,80],"two":[61],"main":[62],"factors:":[63],"presence":[65],"noise":[67],"a":[69,96,102],"lack":[70],"powerful":[72],"tools,":[73],"models":[74],"practices.":[76],"Besides,":[77],"testing":[79,100,116],"been":[81],"reported":[82],"to":[83],"fail":[84],"in":[85,114,119],"system":[87],"applications.":[88],"Today,":[89],"more":[90],"often":[91],"than":[92],"before,":[93],"is":[95,101,117],"consensus":[97],"that":[98],"structural":[99],"viable":[103],"solution.":[104],"A":[105],"brief":[106],"survey":[107],"current":[110],"trends":[111],"challenges":[113],"mixed-signal":[115],"given":[118],"this":[120],"paper.":[121]},"counts_by_year":[],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2016-06-24T00:00:00"}